PE29100

Document Category: Product Specification

UltraCMOS® High-speed FET Driver, 33 MHz



Features

- · High- and Low-side FET drivers
- Dead-time control
- Fast propagation delay, 8 ns
- · Tri-state enable mode
- · Sub-nanosecond rise and fall time
- 2A/4A peak source/sink current
- Package Flip chip

Applications

- · DC-DC conversions
- AC-DC conversions
- Wireless power
- Class D amplifiers




Product Description

The PE29100 integrated high-speed driver is designed to control the gate of exte al power devices, such as enhancement mode gallium nitride (eGaN®) FETs. The tputs of the PE29 e capable of providing switching transition speeds in the sub-nanosecond range hard switching applications up to 33 MHz. High pplications like the Rezence A4WP switching speeds result in smaller peripheral components a enable new wireless power transfer. The PE29100 is avail o chi ckad

The PE29100 is manufactured on Peregrin s UltraCMO oces patented advanced form of silicon-onwith the economy and integration of conventional insulator (SOI) technology, offering the pe rmance of Ga CMOS.

Figure 1 • PE29100 Functional



©2015-2017, Peregrine Semiconductor Corporation. All rights reserved. • Headquarters: 9380 Carroll Park Drive, San Diego, CA, 92121





Absolute Maximum Ratings

Exceeding absolute maximum ratings listed in **Table 1** may cause permanent damage. Operation should be restricted to the limits in **Table 2**. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.

ESD Precautions

When handling this UltraCMOS device, observe the same precautions as with any other ESE ensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautices should aken to avoid exceeding the rating specified in **Table 1**.

Latch-up Immunity

Unlike conventional CMOS devices, UltraCMOS devices are immune to lath-up.

Table 1 • Absolute Maximum Ratings for PE29100

Parameter/Condition	Min	Max	Unit
Low-side bias (LSB) to low-side source (LSS)	-0.5	6	V
High-side bias (HSB) to high-side source (HSS)	.3	6	V
Input signal	-0.3	6	V
HSS to LSS	-1	100	V
ESD voltage HBM ^(*) , all pins		25	V
Note: * Human body model (MIL-STD 883 Method 30			



Recommended Operating Conditions

Table 2 lists the recommended operating conditions for the PE29100. Devices should not be operated outside the recommended operating conditions listed below.

Table 2 • Recommended Operating Conditions for PE29100

Parameter	Min	Тур	Max	Unit
Supply for driver front-end, V _{DD}	4.0	5.0		V
Supply for high-side driver, HSB	3.7	5	5.5	
Supply for low-side driver, LSB	3.7	5.0	5.5	V
Logic HIGH for control input	1.6		5.5	V
Logic LOW for control input	0		5	V
HSS range			80	V
Minimum input pulse width	10			ns
Operating temperature	-40		+105	°C
Junction temperature	-40		+125	°C

Electrical Specifications

Table 3 provides the key electrical specifications @ +25 V_{DD} - wood = 2.2Ω resistor in series with 100 pF capacitor, HSB and LSB bootstrap diode in uded, unless a privile specified.

Table 3 • DC Characteristics

Parameter	Con	Min	Тур	Max	Unit
DC Characteristics					
V _{DD} quiescent current	$V_{DD} = 5V$		3	4.0	mA
HSB quiescent cur	VD		2.5	3.4	mA
LSB quiescent cont	_D = 5V		2.5	3.4	mA
Under Voltage Lock					
Unc' voltage se (ris.		3.1	3.6	4.3	V
Ver voltage hyster is			200		mV
te Drivers					
HS /LSG _{PU} pull- resistance			1.2		Ω
HSG _{PD} /Lsall-down resistance			0.5		Ω
HSG _{PU} /LSG _{PU} leakage current	$HSB-HSG_{PU} = 5.5V/LSB-LSG_{PU} = 5.5V$		10		μA
HSG _{PD} /LSG _{PD} leakage current	HSG _{PD} -HSS = 5.5V/LSG _{PD} -HSS = 5.5V		10		μA
Dead-time Control					



Table 3 • DC Characteristics (Cont.)

Parameter	Condition Min		Тур	Max	Unit
Dead-time control voltages	30k to 80 kΩ resistor to GND		1.2		V
Dead-time from HSG going low to	RDHL = 30 kΩ		0.8		ns
LSG going high	RDHL = 80 kΩ		3.4		ns
Dead-time from LSG going low to	RDLH = 30 kΩ		0.8		ns
HSG going high	RDLH = 80 kΩ				p.
Switching Characteristics					
LSG turn-off propagation delay	At min dead time		8.4		ns
	10%–90%		1.0		ns
HSG rise time	10%–90% with 1000 pF load		2.5		
LSG rise time	10%–90%		1.0	1.2	ns
LSG rise time	10%–90% with 1000 pF load				
HSG fall time	10%–90%		0.9	1.0	ns
	10%–90% with 1000 pF load		2.5		
LSG fall time	10%–90%		0.9	1.0	ns
LSG fall time	10%–90% w 1000 pF load		1.8		
Max switching frequency @ 50% duty cycle	RDHL = RE H = 80 kΩ	33		MHz	

Control Logic

Table 4 provides the contrologic truther r the PE29100.

Table 4 • Truth Table for PE29100

EN		G _{PU} -HSS	HSG _{PD} -HSS	LSG _{PU} -LSS	LSG _{PD} -LSS
L	L	Hi–Z	L	Н	Hi–Z
	Н	Н	Hi–Z	Hi–Z	L
Н		Hi–Z	L	Hi–Z	L
Н	Н	Hi–Z	L	Hi–Z	L



Typical Performance Data

Figure 2–Figure 4 show the typical performance data @ +25 °C, V_{DD} = 5V, load = 2.2Ω resistor in series with 100 pF capacitor, HSB and LSB bootstrap diode included, unless otherwise specified.

Figure 2 • Quiescent Current vs Temperature






Figure 3 • UVLO Threshold vs Temperature





Figure 4 • Dead-time vs Temperature

Page 6






Test Diagram

Figure 5 shows the test circuit used for obtaining measurements. The two bootstrap diodes shown in the schematic are used for symmetry purposes in characterization. In practice, only the HSB diode is required. Removing the LSB diode will result in higher low-side supply voltage since the diode drop is eliminated. As a result, the dead-time resistor can be adjusted to compensate for any changes in propagation delta.

Figure 5 • Test Circuit for PE29100





Theory of Operation

General

The PE29100 is intended to drive both the high-side (HS) and the low-side (LS) gates of external power FETs, such as eGaN FETs, for power management applications. The PE29100 favors applications regarding higher switching speeds due to the reduced parasitic properties of the high resistivity insulating substante inhered with Peregrine's UltraCMOS process.

The driver uses a single-ended pulse width modulation (PWM) input that feeds a dead the country, capable of generating a small and accurate dead-time. The dead-time circuit prevents shoot a ough current in the output stage. The propagation delay of the dead-time controller must be small to prove the fast switch as resourcements when driving eGaN FETs. The differential outputs of the dead-time controller all then level-shifts from a low-voltage domain to a high-voltage domain required by the output drivers.

Each of the output drivers includes two separate pull-up and pull-down or puts allowing independent control of the turn-on and turn-off gate loop resistance. The low impedance output of the drivers improve external power FETs switching speed and efficiency, and minimizes the effects of the voltage of time (dv/dt) transients.

Under-voltage Lockout

An internal under-voltage lockout (UVLO) feature prevents the PE29100 has powering up before input voltage rises above the UVLO threshold of 3.6V (typ), and 200 kV (typ) of hysteresis and ilt in to prevent false triggering of the UVLO circuit. The UVLO must be cleared and the EN pin must be released before the part will be enabled.

Dead-time Adjustment


The PE29100 features a dead-time adjustment that allows it user to control the timing of the LS and HS gates to eliminate any large shoot-through current which could comatically reduce the efficiency of the circuit and potentially damage the eGaN FETs. Two extends resistors untrol the timing of outputs in the dead-time controller block. The timing was forms are illustrated in gure 6.

The dead-time resistors only ffect the put; the HS output will always equal the duty-cycle of the input. The HS FET gate node will t pf the PWM input with a shift in the response, as both rising and k tb y Cyc falling edges are shifted in the he LS FET gate node duty cycle can be controlled with the e direction h resistor will mox dead-time resistors the rising and falling edges in opposite directions. RDLH will change the dead ne fro low-side G) falling to high-side gate (HSG) rising and RDHL will change the √SG falli G rising. Figure 7 shows the resulting dead-time versus the external resistor dead-time from values with bot S ar S bias ode/capacitors installed as indicated in Figure 2. The LS bias diode and capacitor is include only and is not required for the part to function. Removing the LS bias diode r symmet will i pproximately 0.3V, resulting in a wider separation of the t_{DHL} and t_{DLH} curves in



Figure 6 and Figure 7 provide the dead-time description for the PE29100.

Figure 6 • Dead-time Description





Application Circuit

Figure 8 shows a typical application diagram of the PE29100 and its external components in a half-bridge configuration^(*). The PE29100 is designed to provide a LS gate driver, referenced to ground, and a floating HS gate driver referenced to the switch node (HSS). A common technique to generate the floating HS at the drive uses a bootstrap diode in conjunction with a decoupling capacitor. However, if the LS device corrects through its body diode during the dead-time period, an overvoltage condition across the bootstrap capacitor can result.

A more elegant approach replaces the HS bootstrap diode with an eGaN FET (Q4). The FPC 18 is used as a synchronous bootstrap FET to prevent overvoltage of the HS device. The EPC2038 is udes an a small diod and prevents the bootstrap capacitor from overcharging during the dead-time period. This is accordished by synchronously switching Q4 using the LSG signal so that Q4 turns on and charge the potstrap capacitor when LSG is high, but turns off as soon as LSG turns low so that no inadvertent bootstrap over arging occurs during the dead-time periods.

The external gate resistors are required to de-Q the inductance in the set loop and dampen a ringing on the FET gates and the SW node.

Dead-time resistors RDHL and RDLH can be adjusted to compensation are changes in propagation delay.

Note: * For applications greater than 30V in a half-bridge configuration, the PE29100 can be seen as to high dv/gt additions on HSS.







Figure 8 • Applications Diagram for PE29100






Evaluation Board


The PE29100 evaluation board (EVB) was designed to ease customer evaluation of the PE29100 gate driver. The EVB is assembled with a PE29100 driver and two EPC8009 eGaN FETs in a half-bridge configuration. VDD is applied at J1 to bias the driver. VIN is applied to the multipin connector, J3, to supply power to the SaN FETs. A PWM signal with an adjustable duty cycle is applied to J2 as the input. VIN can be monitored as as points E1 and E2, while the DC output can be monitored at test points E3 and E4. The switched output de can be observed on an oscilloscope at J3.

Because the PE29100 is capable of generating fast switching speeds, the printed circuit poard. CF ayout is a critical component of the design. The layout should occupy a small area with the power FETs and sternal bypass capacitors placed as close as possible to the driver to reduce any resonance associated with the deloops, common source and power loop inductances. Since the maximum allowable grate-source volume for eGaN FETs is 6V, resonance in the gate loops can generate ringing that can degrade the performance and potentially damage the power devices due to high voltage spikes. Additionally, it is important to keep ground paths short.

The PCB is fabricated on FR4 material, with a total thickness of 0.0 cinches. A chinimum copper thickness of 1 ounce or more is recommended on the PCB outer layers to limit receive loss a and improve thermal spreading.

Figure 9 • Evaluation Kit Layout for PE29100







Pin Configuration

This section provides pin information for the PE29100. **Figure 10** shows the pin map of this device for the available package. **Table 5** provides a description for each pin.

Figure 10 • Pin Configuration (Bumps Up)

1 HSG _{PD}	② HSS	③ HSB	(4) NC	⑤ RDLH
6 HSG _{PU}			⑦ EN	® IN
9 LSG _{PU}			① LSO	① GND
LSG _{PD}	LSS ①3	LSB	V _{DD}	RDHL 16

Table 5 • Pin Descriptions for PE29100

Pin No.	Pin Name	Description				
1	HSG _{PD}	High-side gate dri pull-down				
2	HSS	High-side so				
3	HSB	High-sight ias				
4	NC	No (nect (tie to boa round)				
5	RDLH	falling to S rising delay (external resistor to C				
6	⊿G _{PU}	High-side gate of pull-up				
7	ĒN	∠nable active low, tri-state outputs when high				
8		Contractiput				
9	LSG	r-side gate drive pull-up				
10	LSO	Look ahead for LSG _{PU} . LSO precedes LSG _{PU} and LSG _{PD} by 4 ns.				
1),	GND	Ground				
12	LSG _{PD}	Low-side gate drive pull-down				
13	LSS	Low-side source				
14	LSB	Low-side bias				
15	V_{DD}	+5V supply voltage				
16	RDHL	Dead-time control resistor sets HSG falling to LSG rising delay (external resistor to ground)				



Die Mechanical Specifications

This section provides the die mechanical specifications for the PE29100.

Table 6 • Die Mechanical Specifications for PE29100


Parameter	Min	Тур	Max	Unit	Ter condition
Die size, singulated (x,y)		2040 × 1640		μm	In a ling sarrane, ax tole ————————————————————————————————————
Wafer thickness	180	200	200	μm	
Wafer size				μр	
Bump pitch		400		um	
Bump height		85		μm	
Bump diameter		110		μm	max tolerance = ±17

Table 7 • Pin Coordinates for PE29100(*)

Din #	Pin # Pin Name		ter (µm)
PIII#	Pin Name	Х	Y
1	HSG _{PD}	-800	J00
2	HSS	-400	600
3	HSB	0	600
4	NC		
5	RDLH	800	600
6	HSG _{PU}	-80°	0
7	F	400	J0
8	íN	800	200
9	LSG _{PU}	10	-200
10		b	-200
	GNL	800	-200
12	GPD	-800	-600
13	s	-400	-600
4	SB	0	-600
15	V_{DD}	400	-600
16	RDHL	800	-600

Note: * All pin locations originate from the die center and refer to the center of the pin.

Figure 11 • P. Ayout for 29100⁽¹⁾⁽²⁾




Notes:

- 1) Drawings are not drawn to scale.
- 2) Singulated die size shown, bump side up.



Figure 12 • Recommended Land Pattern for PE29100





Ordering Information

Table 8 lists the available ordering code for the PE29100.

Table 8 • Order Code for PE29100

Order Codes	Description	Packaging	Shir ag Methr
PE29100A-X	PE29100 flip chip	Die on tape and reel	5 mits/7
PE29100A-Z	PE29100 flip chip	Die on tape and reel	3000 b. T&R

Document Categories

Advance Information

The product is in a formative or design tage. The datashee sign target specifications for product development. Specifications and features may change in any manner and out notice.

Preliminary Specification

The datasheet contains preliminary data. Additional data more added at a later date. Peregrine reserves the right to change specifications at any time without notice in order and the best possible pract.

Product Specification

The datasheet courses final classifications and the sent Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a set of section form).

Sales Contact

For at sales@psemi.com.

Claimers

Information in this reument is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be early at the user's overisk. No patent rights or licenses to any circuits described in this document are implied or granted to any third party. Partine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support sustain life. In any application in which the failure of the Peregrine product could create a situation in which personal injury or death might assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

Patent Statement

Peregrine products are protected under one or more of the following U.S. patents: patents.psemi.com

Copyright and Trademark

©2015-2017, Peregrine Semiconductor Corporation. All rights reserved. The Peregrine name, logo, UTSi and UltraCMOS are registered trademarks and HaRP, MultiSwitch and DuNE are trademarks of Peregrine Semiconductor Corp.

