Product Description

The PE42543 is a HaRP™ technology-enhanced absorptive SP4T RF switch designed for use in Test/ATE, microwave and other wireless applications. This broadband general purpose switch is a pin-compatible version of the PE42542 with faster switching time and settling time. It exhibits low insertion loss, high isolation and linearity performance from 9 kHz through 18 GHz. No blocking capacitors are required if DC voltage is not present on the RF ports.

The PE42543 is manufactured on pSemi’s UltraCMOS® process, a patented variation of silicon-on-insulator (SOI) technology on a sapphire substrate.

pSemi’s HaRP technology enhancements deliver high linearity and excellent harmonics performance. It is an innovative feature of the UltraCMOS process, offering the performance of GaAs with the economy and integration of conventional CMOS.

Figure 1. Functional Diagram

Figure 2. Package Type

29-lead 4 x 4 mm LGA
Table 1. Electrical Specifications @ 25°C (Z_s = Z_L = 50Ω), unless otherwise noted

Normal Mode¹: V_DD = 3.3V, V_SS_EXT = 0V or Bypass Mode²: V_DD = 3.4V, V_SS_EXT = –3.4V

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Path</th>
<th>Condition</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operating frequency</td>
<td></td>
<td></td>
<td>9 k</td>
<td>18 G</td>
<td>Hz</td>
<td>Hz</td>
</tr>
<tr>
<td>Insertion loss</td>
<td>RFC–RFX</td>
<td>9 kHz–10 MHz</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>10–3000 MHz</td>
<td>1.20</td>
<td>1.50</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>3000–7500 MHz</td>
<td>1.65</td>
<td>2.05</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>7500–10000 MHz</td>
<td>2.10</td>
<td>2.55</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>10000–13500 MHz</td>
<td>2.30</td>
<td>2.80</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>13500–16000 MHz</td>
<td>3.10</td>
<td>3.60</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>16000–18000 MHz</td>
<td>4.10</td>
<td>4.70</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td>Isolation</td>
<td>RFX–RFX</td>
<td>9 kHz–10 MHz</td>
<td>80</td>
<td>90</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>10–3000 MHz</td>
<td>53</td>
<td>55</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>3000–7500 MHz</td>
<td>46</td>
<td>48</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>7500–10000 MHz</td>
<td>41</td>
<td>43</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>10000–13500 MHz</td>
<td>36</td>
<td>38</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>13500–16000 MHz</td>
<td>31</td>
<td>33</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>16000–18000 MHz</td>
<td>27</td>
<td>29</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td>Isolation</td>
<td>RFC–RFX</td>
<td>9 kHz–10 MHz</td>
<td>78</td>
<td>90</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>10–3000 MHz</td>
<td>54</td>
<td>55</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>3000–7500 MHz</td>
<td>41</td>
<td>42</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>7500–10000 MHz</td>
<td>36</td>
<td>38</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>10000–13500 MHz</td>
<td>31</td>
<td>32</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>13500–16000 MHz</td>
<td>27</td>
<td>28</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>16000–18000 MHz</td>
<td>24</td>
<td>25</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td>Return loss (active and common port)</td>
<td>RFC–RFX</td>
<td>9 kHz–10 MHz</td>
<td>22</td>
<td></td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>10–3000 MHz</td>
<td>15</td>
<td></td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>3000–18000 MHz</td>
<td>14</td>
<td></td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td>Return loss (terminated port)</td>
<td>RFX</td>
<td>9 kHz–18000 MHz</td>
<td>14</td>
<td></td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td>Input 0.1dB compression point³</td>
<td>RFC–RFX</td>
<td></td>
<td></td>
<td></td>
<td>Fig. 4</td>
<td>dBm</td>
</tr>
<tr>
<td>Input IP2</td>
<td>RFC–RFX</td>
<td>30–18000 MHz</td>
<td>113</td>
<td></td>
<td>dBm</td>
<td></td>
</tr>
<tr>
<td>Input IP3</td>
<td>RFC–RFX</td>
<td>30–18000 MHz</td>
<td>59</td>
<td></td>
<td>dBm</td>
<td></td>
</tr>
<tr>
<td>Settling time</td>
<td></td>
<td>50% CTRL to 0.05 dB final value</td>
<td>2</td>
<td>3</td>
<td>μs</td>
<td></td>
</tr>
<tr>
<td>Switching time</td>
<td></td>
<td>50% CTRL to 90% or 10% of final value</td>
<td>500</td>
<td>800</td>
<td>ns</td>
<td></td>
</tr>
</tbody>
</table>

Notes: 1. Normal mode: connect V_SS_EXT (pin 29) to GND (V_SS_EXT = 0V) to enable internal negative voltage generator.
   2. Bypass mode: use V_SS_EXT (pin 29) to bypass and disable internal negative voltage generator.
   3. The input 0.1dB compression point is a linearity figure of merit. Refer to Table 3 for the RF input power P_MAX (50Ω).
Table 2. Pin Descriptions

<table>
<thead>
<tr>
<th>Pin #</th>
<th>Pin Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>GND</td>
<td>Ground</td>
</tr>
<tr>
<td>1, 3–6, 8–11, 13–16, 18–21, 23, 25, 26</td>
<td>GND</td>
<td>Ground</td>
</tr>
<tr>
<td>2</td>
<td>RF2</td>
<td>RF port 2</td>
</tr>
<tr>
<td>7</td>
<td>RF4</td>
<td>RF port 4</td>
</tr>
<tr>
<td>12</td>
<td>RFC</td>
<td>RF common</td>
</tr>
<tr>
<td>17</td>
<td>RF3</td>
<td>RF port 3</td>
</tr>
<tr>
<td>22</td>
<td>RF1</td>
<td>RF port 1</td>
</tr>
<tr>
<td>24</td>
<td>V_DD</td>
<td>Supply voltage (nominal 3.3V)</td>
</tr>
<tr>
<td>27</td>
<td>V2</td>
<td>Digital control logic input 2</td>
</tr>
<tr>
<td>28</td>
<td>V1</td>
<td>Digital control logic input 1</td>
</tr>
<tr>
<td>29</td>
<td>V_SS_EXT</td>
<td>External V_SS negative voltage control</td>
</tr>
<tr>
<td>29</td>
<td>Pad</td>
<td>Exposed pad: Ground for proper operation</td>
</tr>
</tbody>
</table>

Notes: 1. RF pins 2, 7, 12, 17, and 22 must be at 0 VDC. The RF pins do not require DC blocking capacitors for proper operation if the 0 VDC requirement is met.
2. Use V_SS_EXT (pin 29) to bypass and disable internal negative voltage generator. Connect V_SS_EXT (pin 29) to GND (V_SS_EXT = 0 V) to enable internal negative voltage generator.

Figure 3. Pin Configuration (Top View)

Table 3. Operating Ranges

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Normal mode¹ (V_SS_EXT = 0 V)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Supply voltage</td>
<td>V_DD</td>
<td>2.3</td>
<td>5.5</td>
<td>5.5</td>
<td>V</td>
</tr>
<tr>
<td>Supply current</td>
<td>I_DD</td>
<td>200</td>
<td>50</td>
<td>80</td>
<td>µA</td>
</tr>
<tr>
<td>Bypass mode² (V_SS_EXT = −3.4 V)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Supply voltage</td>
<td>V_DD</td>
<td>2.7</td>
<td>3.4</td>
<td>5.5</td>
<td>V</td>
</tr>
<tr>
<td>Supply current</td>
<td>I_DD</td>
<td>50</td>
<td>80</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>Negative supply voltage</td>
<td>V_SS_EXT</td>
<td>−3.6</td>
<td>−3.2</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Negative supply current</td>
<td>I_SS</td>
<td>−16</td>
<td></td>
<td>µA</td>
<td></td>
</tr>
</tbody>
</table>

Normal or Bypass mode

Digital input high (V1, V2) | V_H       | 1.17  | 3.6   |       | V    |
Digital input low (V1, V2)  | V_L       | −0.3  | 0.6   |       | V    |
RF input power, CW (RFC–RFX)³ | P_MAX,CW  | Fig. 4 | 30    | dBm   |      |
RF input power, pulsed (RFC–RFX)³ | P_MAX,PULSED | Fig. 4 | 32    | dBm   |      |
RF input power into terminated ports, CW (RFC–RFX)³ | P_MAX,TERM | Fig. 4 | 20    | dBm   |      |

Operating temperature | T_OP | −40 | +25 | +85 | °C |

Notes: ¹ Normal mode: connect V_SS_EXT (pin 29) to GND (V_SS_EXT = 0 V) to enable internal negative voltage generator
² Bypass mode: use V_SS_EXT (pin 29) to bypass and disable internal negative voltage generator
³ 100% duty cycle, all bands, 500
⁴ Pulsed, 5% duty cycle of 4620 µs period, 500
Table 4. Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Parameter/Condition</th>
<th>Symbol</th>
<th>Min</th>
<th>Max</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Maximum junction temperature</td>
<td></td>
<td>+150</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Storage temperature range</td>
<td>T_{ST}</td>
<td>-60</td>
<td>+150</td>
<td>°C</td>
</tr>
<tr>
<td>Supply voltage</td>
<td>V_{DD}</td>
<td>-0.3</td>
<td>5.5</td>
<td>V</td>
</tr>
<tr>
<td>Digital input voltage (V1, V2)</td>
<td>V_{CTRL}</td>
<td>-0.3</td>
<td>3.6</td>
<td>V</td>
</tr>
<tr>
<td>RF input power, CW (RFC–RFX)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>9 kHz–27.5 MHz</td>
<td>P_{MAX,ABS}</td>
<td>Fig. 4</td>
<td>33</td>
<td>dBm</td>
</tr>
<tr>
<td>≥ 27.5 MHz–18 GHz</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RF input power, pulsed (RFC–RFX)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>9 kHz–27.5 MHz</td>
<td>P_{MAX,PULSED}</td>
<td>Fig. 4</td>
<td>34</td>
<td>dBm</td>
</tr>
<tr>
<td>≥ 27.5 MHz–18 GHz</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RF input power into terminated ports, CW (RFC)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>9 kHz–18.8 MHz</td>
<td>P_{MAX,TERM}</td>
<td>Fig. 4</td>
<td>22</td>
<td>dBm</td>
</tr>
<tr>
<td>≥ 18.8 MHz–18 GHz</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Storage temperature range</td>
<td>T_{ST}</td>
<td>-65</td>
<td>+150</td>
<td>°C</td>
</tr>
<tr>
<td>ESD voltage HBM, all pins</td>
<td>V_{ESD,HBM}</td>
<td></td>
<td>2000</td>
<td>V</td>
</tr>
<tr>
<td>ESD voltage MM, all pins</td>
<td>V_{ESD,MM}</td>
<td></td>
<td>150</td>
<td>V</td>
</tr>
<tr>
<td>ESD voltage CDM, all pins</td>
<td>V_{ESD,CDM}</td>
<td></td>
<td>250</td>
<td>V</td>
</tr>
</tbody>
</table>

Notes: 1. 100% duty cycle, all bands, 50Ω
2. Pulsed, 5% duty cycle of 4620 μs period, 50Ω
3. Human Body Model (MIL_STD 883 Method 3015)
4. Machine Model (JEDEC JESD22-A115)
5. Charged Device Model (JEDEC JESD22-C101)

Switching Frequency

The PE42543 has a maximum 25 kHz switching rate when the internal negative voltage generator is used (pin 29 = GND). Switching frequency describes the time duration between switching events. Switching time is the duration between the point the control signal reaches 50% of the final value and the point the output signal reaches within 10% or 90% of its target value.

Optional External V_{SS} Control (V_{SS,EXT})

For proper operation, the V_{SS,EXT} control pin must be grounded or tied to the V_{SS} voltage specified in Table 3. When the V_{SS,EXT} control pin is grounded, FETs in the switch are biased with an internal negative voltage generator. For applications that require the lowest possible spur performance, V_{SS,EXT} can be applied externally to bypass the internal negative voltage generator.

Spurious Performance

The typical spurious performance of the PE42543 is −150 dBm when V_{SS,EXT} = 0V (pin 29 = GND). If further improvement is desired, the internal negative voltage generator can be disabled by setting V_{SS,EXT} = −3.4V.

Table 5. Truth Table

<table>
<thead>
<tr>
<th>State</th>
<th>V1</th>
<th>V2</th>
</tr>
</thead>
<tbody>
<tr>
<td>RF1 on</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>RF2 on</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>RF3 on</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>RF4 on</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Moisture Sensitivity Level

The Moisture Sensitivity Level rating for the PE42543 in the 29-lead 4 × 4 mm LGA package is MSL3.

Hot-Switching Capability

The maximum hot switching capability of the PE42543 is 20 dBm from 18.8 MHz to 18 GHz. The maximum hot switching capability below 18.8 MHz does not exceed the maximum RF CW terminated power, see Figure 4. Hot switching occurs when RF power is applied while switching between RF ports.

Exceeding absolute maximum ratings may cause permanent damage. Operation should be restricted to the limits in the Operating Ranges table. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.

Electrostatic Discharge (ESD) Precautions

When handling this UltraCMOS device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the rating specified.

Latch-Up Avoidance

Unlike conventional CMOS devices, UltraCMOS devices are immune to latch-up.
**Figure 4a. Power De-rating Curve for 9 kHz–18 GHz @ 25°C Ambient (50Ω)**

![Graph showing the power de-rating curve for 9 kHz–18 GHz at 25°C ambient temperature.](image)

**Figure 4b. Power De-rating Curve for 9 kHz–18 GHz @ 85°C Ambient (50Ω)**

![Graph showing the power de-rating curve for 9 kHz–18 GHz at 85°C ambient temperature.](image)
Typical Performance Data @ 25°C and $V_{DD} = 3.3\, V$ ($Z_S = Z_L = 50\, \Omega$), unless otherwise noted.

**Figure 5. Insertion Loss (RFC–RFX)**

- **Frequency [GHz]**
  - 0
  - 2
  - 4
  - 6
  - 8
  - 10
  - 12
  - 14
  - 16
  - 18
  - 20

- **Insertion Loss [dB]**
  - -10
  - -9
  - -8
  - -7
  - -6
  - -5
  - -4
  - -3
  - -2
  - -1
  - 0

- **Lines:**
  - RF1
  - RF2
  - RF3
  - RF4

**Figure 6. Insertion Loss vs. Temp (RFC–RFX)**

- **Frequency [GHz]**
  - 0
  - 2
  - 4
  - 6
  - 8
  - 10
  - 12
  - 14
  - 16
  - 18
  - 20

- **Insertion Loss [dB]**
  - -10
  - -9
  - -8
  - -7
  - -6
  - -5
  - -4
  - -3
  - -2
  - -1
  - 0

- **Lines:**
  - 25°C
  - 40°C
  - 85°C

**Figure 7. Insertion Loss vs. $V_{DD}$ (RFC–RFX)**

- **Frequency [GHz]**
  - 0
  - 2
  - 4
  - 6
  - 8
  - 10
  - 12
  - 14
  - 16
  - 18
  - 20

- **Insertion Loss [dB]**
  - -10
  - -9
  - -8
  - -7
  - -6
  - -5
  - -4
  - -3
  - -2
  - -1
  - 0

- **Lines:**
  - 2.3V
  - 3.3V
  - 5.5V
Typical Performance Data @ 25°C and $V_{DD} = 3.3V \ (Z_S = Z_L = 50\Omega)$, unless otherwise noted

**Figure 8. RFC Port Return Loss vs. Temp**

![Graph showing RFC Port Return Loss vs. Temp](image)

**Figure 9. RFC Port Return Loss vs. $V_{DD}$**

![Graph showing RFC Port Return Loss vs. $V_{DD}$](image)

**Figure 10. Active Port Return Loss vs. Temp**

![Graph showing Active Port Return Loss vs. Temp](image)

**Figure 11. Active Port Return Loss vs. $V_{DD}$**

![Graph showing Active Port Return Loss vs. $V_{DD}$](image)
Typical Performance Data @ 25°C and $V_{DD} = 3.3V$ ($Z_S = Z_L = 50\Omega$), unless otherwise noted

Figure 12. Terminated Port Return Loss vs. Temp

Figure 13. Terminated Port Return Loss vs. $V_{DD}$
Typical Performance Data @ 25°C and $V_{DD} = 3.3\, V$ ($Z_S = Z_L = 50\, \Omega$), unless otherwise noted

Figure 14. Isolation vs. Temp (RFX–RFX)*

Figure 15. Isolation vs. $V_{DD}$ (RFX–RFX)*

Note: *
RF1 adjacent to RF3
RF2 adjacent to RF4
RF1 and RF3 opposite to RF2 and RF4
Typical Performance Data @ 25°C and $V_{DD} = 3.3\,V$ ($Z_S = Z_L = 50\,\Omega$), unless otherwise noted

**Figure 16.** Isolation vs. Temp  
(RFC–RFX, RF1 or RF2 Active)*

![Graph of Isolation vs. Temp](image1)

**Figure 17.** Isolation vs. $V_{DD}$  
(RFC–RFX, RF1 or RF2 Active)*

![Graph of Isolation vs. $V_{DD}$](image2)

**Figure 18.** Isolation vs. Temp  
(RFC–RFX, RF3 or RF4 Active)*

![Graph of Isolation vs. Temp](image3)

**Figure 19.** Isolation vs. $V_{DD}$  
(RFC–RFX, RF3 or RF4 Active)*

![Graph of Isolation vs. $V_{DD}$](image4)

Note:  
* RF1 adjacent to RF3  
RF2 adjacent to RF4  
RF1 and RF3 opposite to RF2 and RF4
Evaluation Kit

The SP4T switch evaluation board was designed to ease customer evaluation of pSemi’s PE42543. The RF common port is connected through a 50Ω transmission line via the SMA connector, J1. RF1, RF2, RF3 and RF4 ports are connected through 50Ω transmission lines via SMA connectors J4, J3, J2 and J5, respectively. A 50Ω through transmission line is available via SMA connectors J6 and J7, which can be used to de-embed the loss of the PCB. J13 provides DC and digital inputs to the device.

The board is constructed of a four metal layer material with a total thickness of 62 mils. The top RF layer is Rogers 4360 material with a thickness of 32 mils and the εr = 6.4. The middle layers provide ground for the transmission lines. The transmission lines were designed using a coplanar waveguide with ground plane model using a trace width of 18 mils, trace gaps of 7 mils and metal thickness of 2.1 mils.

For the true performance of the PE42543 to be realized, the PCB should be designed in such a way that RF transmission lines and sensitive DC I/O traces are heavily isolated from one another.

High frequency insertion loss and return loss can be further improved by external series inductive tuning traces in the customer application board layout. For example, to improve 12–18 GHz performance, use ~180 pH for RFX ports and ~50 pF for RFC port.

Vector de-embed is recommended to more accurately calculate the performance of the DUT. Refer to Application Note 39 “Vector De-embedding of the PE42542 and PE42543 SP4T RF Switches” for additional information. The half thru line data file can be downloaded from pSemi’s website to facilitate the vector de-embedding.
Figure 21. Evaluation Board Schematic

CAUTION: Contains parts and assemblies susceptible to damage by electrostatic discharge (ESD).
Figure 22. Package Drawing
29-lead 4 × 4 mm LGA

TOP VIEW

BOTTOM VIEW
Note:
- Dimensions concerning pad pitch are mirrored across the Y-axis.

RECOMMENDED LAND PATTERN
Note:
- Only metal is shown on recommended land pattern.
- Please contact your PCB board supplier for specifications on solder mask opening sizes and tolerances.

Figure 23. Top Marking Specification

42543
YYWW
ZZZZZZ

● = Pin 1 designator
YYWW = Date code, last two digits of assembly year and work week
ZZZZZZ = Last six characters of the assembly lot code
Table 7. Ordering Information

<table>
<thead>
<tr>
<th>Order Code</th>
<th>Description</th>
<th>Package</th>
<th>Shipping Method</th>
</tr>
</thead>
<tbody>
<tr>
<td>PE42543B-X</td>
<td>PE42543 SP4T RF switch</td>
<td>29-lead 4 x 4 mm LGA</td>
<td>500 units / T&amp;R</td>
</tr>
<tr>
<td>EK42543-03</td>
<td>PE42543 Evaluation kit</td>
<td>Evaluation kit</td>
<td>1 / Box</td>
</tr>
</tbody>
</table>

Sales Contact and Information

For sales and contact information please visit www.psemi.com.

Advance Information: The product is in a formative or design stage. The datasheet contains design target specifications for product development. Specifications and features may change in any manner without notice.

Preliminary Specification: The datasheet contains preliminary data. Additional data may be added at a later date. pSemi reserves the right to change specifications at any time without notice in order to supply the best possible product. Product Specification: The datasheet contains final data. In the event pSemi decides to change the specifications, pSemi will notify customers of the intended changes by issuing a CNP (Customer Notification Form).

The information in this document is believed to be reliable. However, pSemi assumes no liability for the use of this information. Use shall be entirely at the user’s own risk.

No patent rights or licenses to any circuits described in this document are implied or granted to any third party.

pSemi’s products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the pSemi product could create a situation in which personal injury or death might occur; pSemi assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

The Peregrine Semiconductor name, Peregrine Semiconductor logo and UltraCMOS are registered trademarks and the pSemi name, pSemi logo, HaRP and DuNE are trademarks of pSemi Corporation in the U.S. and other countries.

pSemi products are protected under one or more of the following U.S. patents: patents.psemi.com.