

# **Product Specification**

# PE42821


# **Product Description**

The PE42821 is a HaRP<sup>™</sup> technology-enhanced high power reflective SPDT RF switch designed for use in mobile radio, relay replacement and other high performance wireless applications.

This switch is a pin-compatible faster switching version of the PE42820. It maintains high linearity and power handling from 100 MHz through 2.7 GHz. PE42821 also features low insertion loss and is offered in a 32-lead  $5 \times 5$  mm QFN package. In addition, no external blocking capacitors are required if 0 VDC is present on the RF ports.

The PE42821 is manufactured on Peregrine's UltraCMOS<sup>®</sup> process, a patented variation of siliconinsulator (SOI) technology on a sapphire substrate.

Peregrine's HaRP technology enhancements celive linearity and excellent harmonics performance. It is innovative feature of the UltraCMOS process performance of GaAs with the economy and integr conventional CMOS.



CMOS Control/ Driver and ESD

V<sub>DD</sub> V1 VSS<sub>EXT</sub>

ESD

DOC-52312

UltraCMOS<sup>®</sup> SPDT RF S 100-2700 MHz

## **Features**

- High power banding
  - 45 dBm @ 850 MHz, 32W
  - 44 dBm @ z GHz, 25W
- High lineanly
  - 82 VB n IIP3 @ 850 MHz 6 dBm IIP3 @ 2.7 GHz
- w insertion loss
- 0.35 dB @ 850 MHz
- 0 6) dB @ 2 GHz
- Fast switching time of 4 µs (bypass mode)
- Mde supply range of 2.3–5.5V
- +1.8V control logic compatible ESD performance
- 1.5 kV HBM on all pins
- External negative supply option

Figure 2. Package Type 32-lead 5 × 5 mm QFN



Document No. DOC-13714-4 | www.psemi.com

ESD




# Table 1. Electrical Specifications @ +25 °C ( $Z_s = Z_L = 50\Omega$ ), unless otherwise noted Normal mode<sup>1</sup>: $V_{DD} = 3.3V$ , $V_{SS EXT} = 0V$ or Bypass mode<sup>2</sup>: $V_{DD} = 3.3V$ , $V_{SS EXT} = -3.3$

Insertion loss <sup>3</sup> RFC-H Isolation RFX-F Unbiased isolation RFC-H Return loss <sup>3</sup> RF2 Harmonics RFC-H	2–2.7 GHz 100 MHz–1 GHz 1–2 GHz 2–2.7 GHz RFX V <sub>DD</sub> , V1 = 0V, +27 dBm 100 MHz–1 GHz		0.40 0.40	0.55 0.80 1.05	dl dl dl dl
Isolation RFX-F Unbiased isolation RFC-F Return loss <sup>3</sup> RF2	2–2.7 GHz 100 MHz–1 GHz 1–2 GHz 2–2.7 GHz RFX V <sub>DD</sub> , V1 = 0V, +27 dBm 100 MHz–1 GHz X 1–2 GHz		28 24 6 20		dl dl dl dl dl
Unbiased isolation RFC-I Return loss <sup>3</sup> RF2	100 MHz–1 GHz   RFX 1–2 GHz   2–2.7 GHz   RFX V <sub>DD</sub> , V1 = 0V, +27 dBm   100 MHz–1 GHz   12 GHz	SEN OF	28 24 6 20	1.05	di di di
Unbiased isolation RFC-I Return loss <sup>3</sup> RF2	RFX 1–2 GHz   2–2.7 GHz   RFX V <sub>DD</sub> , V1 = 0V, +27 dBm   I00 MHz–1 GHz   I-2 GHz		28 24 6 20		dE dE dE dE
Unbiased isolation RFC-I Return loss <sup>3</sup> RF2	2–2.7 GHz RFX V <sub>DD</sub> , V1 = 0V, +27 dBm 100 MHz–1 GHz X 1–2 GHz	EN DE	24 6 20		dE
Return loss <sup>3</sup> RF2	RFX   V <sub>DD</sub> , V1 = 0V, +27 dBm     100 MHz–1 GHz     X     1–2 GHz		6 20		dE
Return loss <sup>3</sup> RF2	100 MHz–1 GHz X 1–2 GHz	S S	20		
	X 1–2 GHz	$\langle \rangle$			
		SV giv	, 13		d
Harmonics RFC-I	2–2.7 GHz				dE
Harmonics RFC-I			14		dE
Harmonics RFC-I	2fo: +45 dBm pulsed @ 1GHz, $50\Omega$	. NY	-82	-78	dB
	3fo: +45 dBm pulsed @ 1GH2, 5\Ω		-85	81	dB
Input IP2	850 MHz		82		dB
Input IP3 RFC-F	2700 MHz	•	76		dB
Input 0.1 dB compression point <sup>4</sup> RFC–I	RFX 100 MHz-2 GHz 2–2.7 GHz		45.5 44.5		dB dB
Switching time in normal mode <sup>1</sup>	50% CTRL 17 90% or 10X RF		7	11	μ
Switching time in bypass mode <sup>2</sup>	50% CTAL to 90% or K% RF		4		μ
Settling time	50% CTRL to harmonics within specification	ons⁵	15	25	μ
Notes: 1. Normal mode: single external positive s 2. Bypass mode: both external positive 1 3. Performance specified with external na	sorty used.	rmation.	15	25	

- opp, uncu. opp, and external negative supply used. toping. Refer to *Evaluation Kit* section for additional information. linearity fraure commut. Refer to *Table 3* for the operating RF input power (50Ω).







## **Table 2. Pin Descriptions**

Pin #	Pin Name	Description	Ť
1, 3–11, 14, 15, 17– 22, 24–27, 29–32	GND	Ground	Ń
2	RF1 <sup>1</sup>	RF port	2
12	V <sub>DD</sub>	Supply voltage (numinal 3.3V)	
13	V1	Digital control logic input 1	
16	$V_{SS\_EXT}^2$	External van negative voltige control	
23	RF2 <sup>1</sup>	RE post	
28	RFC <sup>1</sup>	RF common	
Pad	GNE	Exposed pad: ground for proper operation	

D. The RF pins do not require Notes: 1. RF ping 22 and 28 must ð eration if the 0 VDC requirement DC blog apacitors for p

is me 2. U  $V_{DD}$ ) to bypass and disable internal (pin 16, V<sub>SS\_EXT</sub> voltage generator. Connect  $V_{SS\_EXT}$  (pin 16,  $V_{SS\_EXT}$  = GND) to negat enable internal negative voltage generator.



Parameter	Symbol	Min	Тур	Mat	Unit
Normal mode <sup>1</sup>					
Supply voltage	V <sub>DD</sub>	23	シ	5.5	V
Supply current			130	200	μA
Bypass mode <sup>2</sup>		7			
Supply voltage			3.3	5.5	V
Supply current			50	80	μA
Negative supply voltage	V <sub>SS_EXT</sub>	-3.6		-3.2	v
Negative surply current	0	-40	-16		μA
Normal or Bypass mode	<u>G</u> V				
Digital input high (V+)	V <sub>IH</sub>	1.17		3.6 <sup>3</sup>	V
Ligital input low (11)	V <sub>IL</sub>	-0.3		0.6	V
RF input rower, GW 10 MHz–2 GHz >2–2 CGHz	P <sub>MAX,CW</sub>			43 42	dBm dBm
RF/input power, pulsed <sup>4</sup> 100 MHz–2 GHz >2–2.7 GHz	P <sub>MAX,PULSED</sub>			45 44	dBm dBm
RF input power, unbiased	P <sub>MAX,UNB</sub>			27	dBm
Operating temperature range (Case)	T <sub>OP</sub>	-40		+85	°C
Operating junction temperature	TJ			+140	°C

Notes: 1. Normal mode: connect pin 16 to GND to enable internal negative voltage generator.

2. Bypass mode: apply a negative voltage to V<sub>SS\_EXT</sub> (pin 16) to bypass and disable internal negative voltage generator. 3. Maximum V<sub>IH</sub> voltage is limited to V<sub>DD</sub> and cannot exceed 3.6V.

4. Pulsed, 10% duty cycle of 4620  $\mu s$  period, 50  $\Omega$ .

Document No. DOC-13714-4 | www.psemi.com



### **Table 4. Absolute Maximum Ratings**

Parameter/Condition	Symbol	Min	Max	Unit
Supply voltage	$V_{\text{DD}}$	-0.3	5.5	V
Digital input voltage (V1)	V <sub>CTRL</sub>	-0.3	3.6	V
Maximum input power 100 MHz–2 GHz >2–2.7 GHz	P <sub>MAX,ABS</sub>		45.5 44.5	dBm dBm
Storage temperature range	T <sub>ST</sub>	-65	+150	°C
Maximum case temperature	T <sub>CASE</sub>		+85	°C
Peak maximum junction temperature (10 seconds max)	$T_{J}$		+200	°C
ESD voltage HBM <sup>1</sup> , all pins	$V_{\text{ESD},\text{HBM}}$		1500	V
ESD voltage MM <sup>2</sup> , all pins	$V_{\text{ESD,MM}}$		200	V
ESD voltage CDM <sup>3</sup> , all pins	$V_{\text{ESD,CDM}}$		250	V

Notes: 1. Human Body Model (MIL-STD 883 Method 3015) 2. Machine Model (JEDEC JESD22-A115) 3. Charged Device Model (JEDEC JESD22-C101)

Exceeding absolute maximum ratings may cause permanent damage. Operation should be restricted to the limits in the Operating Ranges table. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.

# Electrostatic Discharge (ESD) Precaution

When handling this UltraCMOS device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the rang specified.

# Latch-Up Avoidance

Unlike conventional CMOS devices, UltraCMOS devices are immune to latch-up.

# Moisture Sensitivity Level

The Moisture Sensitivity Level rating for the 32lead 5x5 mm QFN package is MSL3.

# Table 5. Control Logic Truth Table

Path	CTRL
RFC-RF1	
RFC-RF2	

# Optional External V<sub>SS</sub> Control (V<sub>SS\_EXT</sub>)

For applications that require a faster switching rate or spur-free performance, this part can be operated in bypass more. Bypass mode requires an external negative voltage in addition to an external V<sub>DE</sub> supply voltage.

As specified in *Table 3*, the external negative voltage  $(N_{SS_{EXT}})$  when applied to pin 16 will disable and bypass the internal negative voltage generator.

# Switching Frequency

The PE42821 has a maximum 25 kHz switching rate in normal mode (pin 16 = GND). A faster switching rate is available in bypass mode (pin 16  $V_{SS\_EXT}$ ). The rate at which the PE42821 can be switched is then limited to the switching time as specified in *Table 1*.

Switching frequency describes the time duration between switching events. Switching time is the time duration between the point the control signal reaches 50% of the final value and the point the output signal reaches within 10% or 90% of its target value.


# **Spurious Performance**

The typical low-frequency spurious performance of the PE42821 in normal mode is -137 dBm (pin 16 = GND). If spur-free performance is desired, the internal negative voltage generator can be disabled by applying a negative voltage to V<sub>SS\_EXT</sub> (pin 16).


# Hot Switching Capability

The typical hot switching capability of the PE42821 is +30 dBm. Hot switching occurs when RF power is applied while switching between RF ports.
















## Thermal Data

### Table 6. Theta JC

	Though the insertion loss for this part is very low,	Parameter	Min	Тур	Unit
	when handling high power RF signals, the junction temperature rises significantly.	Theta JC (+85 °C)		20	°C/W
	VSWR conditions that present short circuit loads to the part can cause significantly more power dissipation than with proper matching.			G	
	Special consideration needs to be made in the design of the PCB to properly dissipate the heat away from the part and maintain the 85°C maximum case temperature. It is recommended to use best design practices for high power QFN packages: multi-layer PCBs with thermal vias in a thermal pad soldered to the slug of the package. Special care also needs to be made to alleviate solder voiding under the part.	REAR	30		
Λ,	other are and a second				




# **Evaluation Kit**

The PE42821 Evaluation Kit board was designed to ease customer evaluation of the PE42821 RF switch.

The evaluation board in *Figure 14* was designed to test the part. DC power is supplied through J10, with VDD on pin 9, and GND on the entire lower row of even numbered pins. To evaluate a switch path, add or remove jumpers on V1 (pin 3) using Table 5.


The ANT port is connected through a  $50\Omega$ transmission line via the top SMA connector, J1. RF1 and RF2 paths are also connected through  $50\Omega$  transmission lines via SMA connectors as J2 and J3. A 50 $\Omega$  through transmission line is available via SMA connectors J5 and J6. This transmission line can be used to estimate the loss of the PCB over the environmental conditions being evaluated. An open-ended 50Ω transmission line is also provided at J4 for calibration if needed.

Narrow trace widths are used near eat improve impedance matching. The snow C1 o RFC port is to provide for high frequency impedance matching. improve impedance matching. The







# Figure 15. Evaluation Board Schematic






# Figure 16. Package Drawing







#### Figure 18. Tape and Reel Specs



#### **Sales Contact and Information**

For sales and contact information please visit www.psemi.com.

<u>Advance Information</u>: The product is in a formative or design stage. The datasheet contains design target specifications for product development. Specifications and features may change in any manner without notice. <u>Preliminary Specification</u>: The datasheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product. <u>Product Specification</u>: The datasheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a CNF (Customer Notification Form).

The information in this datasheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

©2012-2015 Peregrine Semiconductor Corp. All rights reserved.

No patent rights or licenses to any circuits described in this datasheet are implied or granted to any third party. Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

The Peregrine name, logo, UltraCMOS and UTSi are registered trademarks and HaRP, MultiSwitch and DuNE are trademarks of Peregrine Semiconductor Corp. Peregrine products are protected under one or more of the following U.S. Patents: <a href="http://patents.psemi.com">http://patents.psemi.com</a>.

Document No. DOC-13714-4 | UltraCMOS® RFIC Solutions