## Product Specification

## PE42851

## Product Description

The PE42851 is a HaRP™ technology-enhanced SP5T high power RF switch supporting wireless applications up to 1 GHz . It offers maximum power handling of 42.5 dBm continuous wave (CW). It delivers high linearity and excellent harmonics performance. It has both a standard and attenuated RX mode. No blocking capacitors are required if DC voltage is not present on the RF ports.

The PE42851 is manufactured on pSemi's UltraCMOS ${ }^{\circledR}$ process, a patented variation of silicon-on-insulator (SOI) technology on a sapphire substrate, offering the performance of GaAs with the economy and integration of conventional CMOS.

Figure 1. Package Type
32-lead $5 \times 5 \mathrm{~mm}$ QFN


Figure 2. Functional Diagram of SP3T Configuration


ANT can be tied to TX1 and TX2 or TX3 and TX4

## UltraCMOS ${ }^{\circledR}$ SP5T RF Switch $100-1000 \mathrm{MHz}$

## Features

- Dual mode operation: SP5T or SP3T
- HaRPTM technology enhanced
- Fast settling time
- No gate and phase lag
- No drift in insertion loss and phase
- Up to 45 dBm instantaneous power in $50 \Omega$
- Up to 40 dBm instantaneous power < 8:1 VSWR
- 36 dB TX to RX isolation
- Low harmonics of $2 f_{o}$ and $3 f_{o}=-80 \mathrm{dBc}$ (1.15:1 VSWR)
- ESD performance
- 1.5 kV HBM on all pins

Figure 3. Functional Diagram of SP5T Configuration


SP5T, standard configuration

PE42851
Product Specification
Table 1. Electrical Specifications @ -40 to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=2.3-5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS} \text { ExT }}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}=3.4-5.5 \mathrm{~V}$, $\mathrm{V}_{\mathrm{SS} \_ \text {Ext }}$ $=-3.4 \mathrm{~V}\left(\mathrm{Z}_{\mathrm{S}}=\mathrm{Z}_{\mathrm{L}}=50 \Omega\right)$, unless otherwise noted ${ }^{1}$

| Parameter | Path | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating frequency |  |  | 100 |  | 1000 | MHz |
| Insertion loss ${ }^{2}$ | ANT-TX | $\begin{aligned} & \text { Active TX port } 1,2,3 \text { or } 4 @ \text { rated power }\left(-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}\right) \\ & 100-520 \mathrm{MHz} \\ & 520-1000 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 0.25 \\ & 0.40 \end{aligned}$ | $\begin{aligned} & 0.35 \\ & 0.55 \end{aligned}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
|  |  | $\begin{aligned} & \text { Active TX port } 1,2,3 \text { or } 4 @ \text { rated power }\left(+85^{\circ} \mathrm{C}\right) \\ & 100-520 \mathrm{MHz} \\ & 520-1000 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 0.30 \\ & 0.50 \end{aligned}$ | $\begin{aligned} & 0.40 \\ & 0.60 \end{aligned}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Insertion loss ${ }^{2}$ (un-attenuated state) | ANT-RX | $\begin{aligned} & \text { Active } \mathrm{RX} \text { port }\left(-40^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}\right) \\ & 100-520 \mathrm{MHz} \\ & 520-1000 \mathrm{MHz} \end{aligned}$ |  | $\begin{aligned} & 0.60 \\ & 0.70 \end{aligned}$ | $\begin{aligned} & 0.70 \\ & 0.90 \end{aligned}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
|  |  | $\begin{aligned} & \text { Active RX port }\left(+85^{\circ} \mathrm{C}\right) \\ & 100-520 \mathrm{MHz} \\ & 520-1000 \mathrm{MHz} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 0.70 \\ & 0.80 \end{aligned}$ | $\begin{aligned} & 0.80 \\ & 1.00 \end{aligned}$ | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
|  |  | 1575 MHz for GPS RX, <-10 dBm, $+25^{\circ} \mathrm{C}$ |  | 1.2 | 1.3 | dB |
| Insertion loss ${ }^{2}$ (attenuated state) | ANT-RX | Active RX port 100-1000 MHz | 15.2 | 16 | 16.8 | dB |
| Isolation (supply biased) | TX-TX | $\begin{aligned} & 100-520 \mathrm{MHz} \\ & 520-1000 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 33 \\ & 29 \end{aligned}$ | $\begin{aligned} & 36 \\ & 30 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Isolation (supply biased) | TX-RX | $\begin{aligned} & 100-520 \mathrm{MHz} \\ & 520-1000 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 34 \\ & 29 \end{aligned}$ | $\begin{aligned} & 36 \\ & 30 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Unbiased isolation $\mathrm{V}_{\mathrm{DD}}, \mathrm{V} 1, \mathrm{~V} 2, \mathrm{~V} 3=0 \mathrm{~V}$ | ANT-TX | +27 dBm | 6 |  |  | dB |
| Unbiased isolation $\mathrm{V}_{\mathrm{DD}}, \mathrm{V} 1, \mathrm{~V} 2, \mathrm{~V} 3=0 \mathrm{~V}$ | ANT-RX | +27 dBm | 14 |  |  | dB |
| Return loss ${ }^{2}$ | ANT-RX | Un-attenuated state $100-520 \mathrm{MHz}$ <br> $520-1000 \mathrm{MHz}$ | $\begin{aligned} & 22 \\ & 18 \end{aligned}$ | $\begin{aligned} & 27 \\ & 22 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
|  |  | Un-attenuated state, 1575 MHz for GPS RX, <-10 dBm, +25 ${ }^{\circ} \mathrm{C}$ | 10 | 14 |  | dB |
|  |  | Attenuated state, optimized without attenuator engaged $\begin{aligned} & 100-520 \mathrm{MHz} \\ & 520-1000 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 16 \\ & 13 \end{aligned}$ | $\begin{aligned} & 21 \\ & 18 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| Return loss ${ }^{2}$ | ANT-TX | $\begin{aligned} & 100-520 \mathrm{MHz} \\ & 520-1000 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 21 \\ & 15 \end{aligned}$ | $\begin{aligned} & 28 \\ & 17 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |
| 2nd and 3rd harmonic (< 1.15:1 VSWR) | TX | $100-520 \mathrm{MHz}$ @ +40.0 dBm $521-870 \mathrm{MHz} @+38.5 \mathrm{dBm}$ $871-1000 \mathrm{MHz}$ @ +37.5 dBm |  | -80 | -78 | dBc |
| 2nd and 3rd harmonic (<8:1 VSWR) | TX | $100-520 \mathrm{MHz} @+40.0 \mathrm{dBm}$ (pulsed signal, at $10 \%$ duty cycle $^{3}$ ) $521-870 \mathrm{MHz}$ @ +38.5 dBm (pulsed signal, at $10 \%$ duty cycle ${ }^{3}$ ) $871-1000 \mathrm{MHz} @+37.5 \mathrm{dBm}$ (pulsed signal, at $10 \%$ duty cycle $^{3}$ ) |  | -76 | -70 | dBc |
| 2nd and 3rd harmonic ( $50 \Omega$ source/load impedance) | TX | $100-1000 \mathrm{MHz} @+45.0 \mathrm{dBm}$ (pulsed signal, at $10 \%$ duty cycle ${ }^{3}$ ) |  | -76 | -70 | dBc |
| 2nd and 3rd harmonic ( $50 \Omega$ source/load impedance) | TX | 100-1000 MHz @ +42.5 dBm (CW) |  | -78 | -74 | dBc |
| Input 0.1 dB compression point ${ }^{5}$ | ANT-TX | 1000 MHz |  | 45.5 |  | dBm |
| IIP3 | RX | Un-attenuated state Attenuated state | $\begin{aligned} & 42 \\ & 38 \end{aligned}$ |  |  | dBm dBm |
| Settling time |  | From $50 \%$ control until harmonics within specifications |  | 15 |  | $\mu \mathrm{s}$ |
| Switching time in normal mode ${ }^{4}$ $\left(\mathrm{V}_{\text {SS_EXT }}=0 \mathrm{~V}\right)$ |  | $50 \%$ CTRL to $90 \%$ or $10 \%$ of RF |  | 6 |  | $\mu \mathrm{s}$ |
| Switching time in bypass mode ${ }^{4}$ $\left(\mathrm{V}_{\text {SS_EXT }}=-3.4 \mathrm{~V}\right)$ |  | $50 \%$ CTRL to $90 \%$ or $10 \%$ of RF |  | 4 |  | $\mu \mathrm{s}$ |

Notes: 1. In a $2 T X-1 R X$ SP3T configuration, TX1 and TX2 are tied and TX3 and TX4 are tied respectively. Refer to Application Note AN35 for SP3T performance data. 2. Narrow trace widths are used near each port to improve impedance matching. Refer to evaluation board layouts (Figure 23) and schematic (Figure 24) for details. 3. $10 \%$ of $4620 \mu \mathrm{~s}$ period.
4. Normal mode: connect $\mathrm{V}_{\text {SS_EXT }}$ (pin 16) to $G N D\left(\mathrm{~V}_{\text {SS_EXT }}=0 \mathrm{~V}\right.$ ) to enable internal negative voltage generator. Bypass mode: use $\mathrm{V}_{\text {SS_EXT }}$ (pin 16) to bypass and disable internal negative voltage generator.
5. The input 0.1 dB compression point is a linearity figure of merit. Refer to Table 3 for the RF input power $P_{\text {is }}$

Product Specification

Figure 4. Pin Configuration (Top View)*


Note: * Pins 1, 3, 5, 7, 9, 10, 17, 19, 20, 22, 24, 26, 27, 29, 30 and 31 can be $\mathrm{N} / \mathrm{C}$ if deemed necessary by the customer

## Table 2. Pin Descriptions

| Pin \# | Pin Name | Description |
| :---: | :---: | :---: |
| $\begin{gathered} 1,3,5-7,9-9 \\ 11,17-20, \\ 22,24-27, \\ 29-32 \end{gathered}$ | GND | Ground |
| 2 | TX1 ${ }^{2}$ | Transmit pin 1 |
| 4 | TX2 ${ }^{1,2}$ | Transmit pin 2 |
| 8 | RX ${ }^{2}$ | Receive pin |
| 12 | $V_{\text {D }}$ | Supply voltage (nominal 3.3V) |
| 13 | V3 | Digital control logic input 3 |
| 14 | V2 | Digital control logic input 2 |
| 15 | V1 | Digital control logic input 1 |
| 16 | $\mathrm{V}_{\text {SS_ExT }}{ }^{3}$ | External $\mathrm{V}_{\text {ss }}$ negative voltage control |
| 21 | TX3 ${ }^{2}$ | Transmit pin 3 |
| 23 | TX4 ${ }^{1,2}$ | Transmit pin 4 |
| 28 | ANT ${ }^{2}$ | Antenna pin |
| Pad | GND | Exposed pad: ground for proper operation |

Notes: 1. To operate the part as a $2 T X-1$ RX SP3T, tie TX1 to TX2 and TX3 to TX4 respectively. Refer to Application Note AN35 for SP3T performance data.
2. RF pins $2,4,8,21,23$ and 28 must be at 0 VDC. The RF pins do not require DC blocking capacitors for proper operation if the 0 VDC requirement is met.
3. Use $\mathrm{V}_{\text {Ss_ExT }}$ ( pin 16 ) to bypass and disable internal negative voltage generator. Connect $\mathrm{V}_{\text {SS_EXT }}(\mathrm{pin} 16)$ to $\mathrm{GND}\left(\mathrm{V}_{\text {SS_EXT }}=0 \mathrm{~V}\right)$ to enable

Table 3. Operating Ranges ${ }^{1}$

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage (normal mode, $\mathrm{V}_{\text {SS_EXT }}=0 \mathrm{~V}$ ) | $V_{\text {DD }}$ | 2.3 |  | 5.5 | V |
| Supply voltage (bypass mode, $\mathrm{V}_{\text {SS_ExT }}=-3.4 \mathrm{~V}$, $V_{D D} \geq 3.4 \mathrm{~V}$ for full spec. compliance) | $V_{\text {DD }}$ | 2.7 | 3.4 | 5.5 | V |
| Negative supply voltage (bypass mode) | $\mathrm{V}_{\text {S_ExT }}$ | -3.6 |  | -3.2 | V |
| Supply current (normal mode, $\mathrm{V}_{\text {SS_EXT }}=0 \mathrm{~V}$ ) | $\mathrm{I}_{\mathrm{DD}}$ |  | 130 | 200 | $\mu \mathrm{A}$ |
| Supply current (bypass mode, $\mathrm{V}_{\text {SS_ExT }}=-3.4 \mathrm{~V}$ ) | $\mathrm{I}_{\mathrm{DD}}$ |  | 50 | 80 | $\mu \mathrm{A}$ |
| Negative supply current (bypass mode, $\mathrm{V}_{\text {Ss_ExT }}=$ -3.4 V ) | $\mathrm{I}_{\text {ss }}$ | -40 | -16 |  | $\mu \mathrm{A}$ |
| Digital input high (V1, V2, V3) | $\mathrm{V}_{\mathrm{H}}$ | 1.17 |  | 3.6 | V |
| Digital input low (V1, V2, V3) | VIL | -0.3 |  | 0.6 | V |
| TX RF input power ${ }^{2,3}$ | $\mathrm{P}_{\text {In-TX }}$ |  |  | 40 | dBm |
| TX RF input power ${ }^{2,3}$ ( $50 \Omega$ source/load | $\mathrm{P}_{\text {In-tx }}$ |  |  | 45 | dBm |
| TX RF input power ${ }^{2}$ ( $50 \Omega$ source/load | $\mathrm{P}_{\text {In-tx }}$ |  |  | 42.5 | dBm |
| ANT RF input power, | $\mathrm{P}_{\text {In-ant }}$ |  |  | 27 | dBm |
| RX RF input power ${ }^{2}$ | $\mathrm{P}_{\text {In-rx }}$ |  |  | 27 | dBm |
| Operating temperature range (case) | $\mathrm{T}_{\text {op }}$ | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |
| Operating junction temperature | $\mathrm{T}_{\mathrm{j}}$ |  |  | 135 | ${ }^{\circ} \mathrm{C}$ |

Notes: 1. In a 2TX-1RX SP3T configuration, TX1 and TX2 are tied and TX3 and TX4 are tied respectively. Refer to Application Note AN35 for SP3T performance data.
2. Supply biased.
3. Pulsed, $10 \%$ duty cycle of $4620 \mu$ s period.

Table 4. Absolute Maximum Ratings

| Parameter/Condition | Symbol | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\text {DD }}$ | -0.3 | 5.5 | V |
| Digital input voltage <br> (V1, V2, V3) | $\mathrm{V}_{\text {CTRL }}$ | -0.3 | 3.6 | V |
| TX RF input power ${ }^{1}(50 \Omega$ | $\mathrm{P}_{\text {IN-TX }}$ |  | 45 | dBm |
| TX RF input power ${ }^{1}$ | $\mathrm{P}_{\text {IN-TX }}$ |  | 40 | dBm |
| ANT RF input power, unbiased | $\mathrm{P}_{\text {IN-ANT }}$ |  | 27 | dBm |
| RX RF input power ${ }^{1}$ | $\mathrm{P}_{\text {IN-RX }}$ |  | 27 | dBm |
| Storage temperature range | $\mathrm{T}_{\text {ST }}$ | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Maximum case temperature | $\mathrm{T}_{\text {CASE }}$ |  | 85 | ${ }^{\circ} \mathrm{C}$ |
| Peak maximum junction <br> temperature <br> (10 seconds max) | $\mathrm{T}_{\mathrm{j}}$ |  | 200 | ${ }^{\circ} \mathrm{C}$ |
| ESD voltage $\mathrm{HBM}^{2}$, all pins | $\mathrm{V}_{\text {ESD,HBM }}$ |  | 1500 | V |
| ESD voltage MM $^{3}$, all pins | $\mathrm{V}_{\text {ESD,MM }}$ |  | 200 | V |
| ESD voltage $\mathrm{CDM}^{4}$, all pins | $\mathrm{V}_{\text {ESD,CDM }}$ |  | 1000 | V |

Notes: 1. Supply biased
2. Human Body Model (MIL-STD 883 Method 3015)
3. Machine Model (JEDEC JESD22-A115)
4. Charged Device Model (JEDEC JESD22-C101)

Exceeding absolute maximum ratings may cause permanent damage. Operation should be restricted to the limits in the Operating Ranges table. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.

## Electrostatic Discharge (ESD) Precautions

When handling this UltraCMOS device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid

## Latch-Up Avoidance

Unlike conventional CMOS devices, UltraCMOS devices are immune to latch-up.

## Moisture Sensitivity Level

The Moisture Sensitivity Level rating for the $5 \times 5 \mathrm{~mm}$ QFN package is MSL3.

## Switching Frequency

The PE42851 has a maximum 10 kHz switching rate when the internal negative voltage generator is used (pin $16=$ GND). The rate at which the PE42851 can be switched is only limited to the switching time (Table 1) if an external negative supply is provided (pin $16=\mathrm{V}_{\text {SS_ExT }}$ ).

Switching frequency describes the time duration between switching events. Switching time is the time duration between the point the control signal reaches $50 \%$ of the final value and the point the output signal reaches within $10 \%$ or $90 \%$ of its

## Optional External $\mathbf{V}_{\text {ss }}$ Control ( $\mathbf{V}_{\text {ss_ext }}$ )

For proper operation, the $\mathrm{V}_{\text {SS_ExT }}$ control pin must be grounded or tied to the Vss voltage specified in Table 3. When the $\mathrm{V}_{\text {SS_Ext }}$ control pin is grounded, FETs in the switch are biased with an internal voltage generator. For applications that require the lowest possible spur performance, $\mathrm{V}_{\text {Ss_ExT }}$ can be applied externally to bypass the internal negative

## Spurious Performance

The typical spurious performance of the PE42851 is -130 dBm when $\mathrm{V}_{\text {SS_Ext }}=0 \mathrm{~V}$ (pin $16=\mathrm{GND}$ ). If further improvement is desired, the internal negative voltage generator can be disabled by setting $\mathrm{V}_{\text {SS_EXT }}=-3.4 \mathrm{~V}$.

Table 5. Truth Table

| Path | V3 | V2 | V1 |
| :--- | :---: | :---: | :---: |
| ANT - RX Attenuated | L | L | L |
| ANT - TX1 | L | L | H |
| ANT - TX2 | L | H | L |
| ANT - TX1 and TX2* | L | H | H |
| ANT - RX | H | L | L |
| ANT - TX3 | H | L | H |
| ANT - TX4 | H | H | L |
| ANT - TX3 and TX4* | H | H | H |

## Typical Performance Data @ +25 ${ }^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=3.4 \mathrm{~V}$, unless otherwise specified

Figure 5. Insertion Loss vs. Temp (TX)


Figure 7. Insertion Loss vs. Temp (RX, Un-Attenuated)


Figure 9. Insertion Loss vs. Temp (RX, Attenuated)


Figure 6. Insertion Loss vs. $\mathrm{V}_{\mathrm{DD}}$ (TX)


Figure 8. Insertion Loss vs. $\mathrm{V}_{\mathrm{DD}}$ (RX, Un-Attenuated)


Figure 10. Insertion Loss vs. $\mathrm{V}_{\mathrm{DD}}$ (RX, Attenuated)


## Typical Performance Data @ +25 ${ }^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=3.4 \mathrm{~V}$, unless otherwise specified

Figure 11. Return Loss vs. Temp (ANT)


Figure 13. Return Loss vs. Temp (TX)


Figure 15. Return Loss vs. Temp (RX, Attenuated)


## Typical Performance Data @ +25 ${ }^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}}=3.4 \mathrm{~V}$, unless otherwise specified

Figure 17. Return Loss vs. Temp (RX, Un-Attenuated)


Figure 19. Isolation vs. Temp (TX-TX)


Figure 21. Isolation vs. Temp (TX-RX)


## Thermal Data

Though the insertion loss for this part is very low, when handling high power RF signals, the junction temperature rises significantly.

VSWR conditions that present short circuit loads to the part can cause significantly more power dissipation than with proper matching.

Special consideration needs to be made in the design of the PCB to properly dissipate the heat away from the part and maintain the $+85^{\circ} \mathrm{C}$ maximum case temperature. It is recommended to use best design practices for high power QFN packages: multi-layer PCBs with thermal vias in a thermal pad soldered to the slug of the package. Special care also needs to be made to alleviate solder voiding under the part.

Table 6. Theta JC

| Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Theta JC $\left(+85^{\circ} \mathrm{C}\right)$ |  | 20 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

Product Specification

## Evaluation Kit

The PE42851 Evaluation Kit board was designed to ease customer evaluation of the PE42851 RF switch.

The evaluation board in Figure 23 was designed to test the part in the 5T configuration. DC power is supplied through J10, with $\mathrm{V}_{\mathrm{DD}}$ on pin 9 , and GND on the entire lower row of even numbered pins. To evaluate a switch path, add or remove jumpers on V1 (pin 3), V2 (pin 5), and V3 (pin 7) using Table 5 (adding a jumper pulls the CMOS control pin low and removing it allows the on-board pull-up resistor to set the CMOS control pin high). Pins 11 and 13 of J10 are N/C.

The ANT port is connected through a $50 \Omega$ transmission line via the top SMA connector, J1. $R X$ and TX paths are also connected through $50 \Omega$ transmission lines via SMA connectors. A $50 \Omega$ through transmission line is available via SMA connectors J8 and J9. This transmission line can be used to estimate the loss of the PCB over the environmental conditions being evaluated. An open-ended $50 \Omega$ transmission line is also provided at J 7 for calibration if needed.

Narrow trace widths are used near each part to improve impedance matching.

Figure 23. Evaluation Board Layouts


PE42851
A Murata Company

Figure 24. Evaluation Board Schematic


Notes: 1. Use 101-0316-02 PCB
2. 32 mil Width, 10 mil Gaps, 28 mil Core, 4.3 Er , and 2.1 mil Cu

Figure 25. Package Drawing
32-lead 5x5 mm QFN


Figure 26. Top Marking Specification


17-0085

Figure 27. Tape and Reel Drawing


Table 7. Ordering Information

| Order Code | Description | Package | Shipping Method |
| :---: | :---: | :---: | :---: |
| PE42851B-X | PE42851 SP5T RF switch | Green 32-lead $5 \times 5 \mathrm{~mm}$ QFN | 500 units $/$ T\&R |
| EK42851-04 | PE42851 Evaluation kit | Evaluation kit | $1 /$ Box |

## Sales Contact and Information

For sales and contact information please visit www.psemi.com.

[^0]
[^0]:    Advance Information: The product is in a formative or design stage. The datasheet contains design target specifications for product development. Specifications and features may change in any manner without notice. Preliminary Specification: The datasheet contains preliminary data. Additional data may be added at a later date. pSemi reserves the right to change specifications at any time without notice in order to supply the best possible product. Product Specification: The datasheet contains final data. In the event pSemi decides to change the specifications, pSemi will notify customers of the intended changes by issuing a CNF (Customer Notification Form)
    The information in this document is believed to be reliable. However, pSemi assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

    No patent rights or licenses to any circuits described in this document are implied or granted to any third party. pSemi's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the pSemi product could create a situation in which personal injury or death might occur. pSemi assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.
    The Peregrine Semiconductor name, Peregrine Semiconductor logo and UltraCMOS are registered trademarks and the pSemi name, pSemi logo, HaRP and DuNE are trademarks of pSemi Corporation in the U.S. and other countries.
    pSemi products are protected under one or more of the following U.S. patents: patents.psemi.com.

