

4

3

2

SIZE

QTY

SYM

PLATED

TOL

0.2032

472

+

YES

+/-0.2032

0.508

1

X

YES

+/-0.508

0.8

10

□

YES

+/-0.075

0.889

4

◇

YES

+/-0.075

0.9

8

⊗

YES

+/-0.075

0.9652

12

⊗

YES

+/-0.075

1

4

⊕

YES

+/-0.075

1.016

3

⊕

YES

+/-0.075

1.05

2

⊕

YES

+/-0.075

1.3

4

⊕

YES

+/-0.075

1.524

1

⊕

YES

+/-0.075

1.6002

4

⊕

YES

+/-0.075

2.4

4

⊕

YES

+/-0.075

3.2

7

◇

NO

+/-0.05

REVISIONS

ZONE

REV

DESCRIPTION

DATE

APPROVED

50.0mm

40.0mm

5.0mm

5.0mm

89.0mm

99.0mm

4 LAYER STACK-UP DETAIL

SILKSCREEN (TOP SIDE)

SOLDERMASK (TOP SIDE)

LAYER 1 (TOP SIDE 0.030mm/0.0012")

370HR 0.1214mm (0.00478")

LAYER 2 (GND PLANE 0.030mm/0.0012")

370HR OR EQUIV. A/R

LAYER 3 (GND PLANE 0.030mm/0.0012")

370HR 0.1214mm (0.00478")

LAYER 4 (BOTTOM SIDE 0.030mm/0.0012")

SOLDERMASK (BOTTOM SIDE)

1.57mm (.062") +/- 10%

UNLESS OTHERWISE SPECIFIED
ALL DIMENSIONS ARE IN INCHES
TOLERANCES ARE:
FRACTIONS DECIMALS ANGLES

±

.XX

.XXX=

±

MATERIAL

FINISH

DO NOT SCALE DRAWING

CONTRACT NO.

APPROVALS

DATE

DRAWN

CHECKED

ISSUED

COMPANY

Peregrine Semiconductor

9380 Carroll Park Drive
San Diego, CA, 92121
(858)731-9400 Phone
(858)731-9499 Fax

TITLE

PCB, PE29102 CLASS D EVK

SIZE

ROHS COMPLIANCE
RELEASE DATE

DWG NO.

REV.

C

Pb

PRT-69377

02

SCALE: NONE

SHEET

1 OF 1

NOTES: UNLESS OTHERWISE SPECIFIED, ALL DIMENSIONS ARE IN METRIC

1. INTERPRET DIMENSIONS AND TOLERANCES PER ANSI Y14.5M.

2. GERBER FILES CONTAIN BOARD OUTLINE FOR ALIGNMENT PURPOSES, REMOVE PRIOR TO FABRICATION.

3. FABRICATION VENDOR MAY ADD ____TEARDROPS, ____SOLDER TAILS TO PADS IN DUT AREA.

4. FABRICATE PCB PER IPC-6012, LATEST REVISION, TYPE 3, CLASS 2.
THE DETAILED NOTES AND INSTRUCTIONS ON THIS DRAWING SUPERCEDE IPC REQUIREMENTS.
BARE BOARD ACCEPTANCE PER IPC-A-600, LATEST REVISION.

5. NUMBER OF ELECTRICAL LAYERS IS "4". SEE LAYER STACKUP DETAIL FOR MATERIALS AND OVERALL THICKNESS.
MINIMUM TRACE WIDTH FOR OUTER LAYERS = .20mm (.008") +/-20%, FOR INNER LAYERS = NA.
MINIMUM AIR GAP FOR OUTER LAYERS = .14mm (.0055") +/-20%, FOR INNER LAYERS = .20mm (.008") +/-20%.
MINIMUM VIA PAD DIAMETER = 0.3429mm (.0135") +/-20%.
X NOTE; THIS PCB HAS < .076mm (.003") TRACE/SPACE IN DUT AREA.

6. MATERIAL: LAMINATE AND PREPREG PER IPC-4101. COPPER FOIL PER IPC-MF-150.
MINIMUM FINISHED EXTERNAL LAYER COPPER THICKNESS = _X_0.030mm(.0012"). ____0.046mm(.0018"). ____0.0508mm(.002")
MINIMUM INTERNAL LAYER COPPER THICKNESS = ____0.0152(.0006"). _X_0.030mm(.0012"). ____0.0508mm(.002")
THE MATERIAL'S GLASS TRANSITION TEMPERATURE (Tg) SHALL BE A MINIMUM OF 170 DEGREES CENTIGRADE.
MATERIAL MUST MEET UL796 WITH A FLAMMABILITY RATING OF 94V-0
VENDOR'S UL LOGO AND DATE CODE TO BE SCREENED ON THE BOTTOM SIDE.

7. LAYER TO LAYER REGISTRATION WITHIN .076 (.003"). ALL HOLES TO BE LOCATED WITHIN .076mm (.003") OF ORIGINAL CAD DATA.
ALL HOLES SURROUNDED BY COPPER LAND SHALL HAVE A MINIMUM ANNULAR RING OF .076mm (.003").
ALL PLATED THROUGH HOLES TO HAVE A MINIMUM .025mm (.001") OF PLATING.
HOLE DIMENSIONS AND TOLERANCES APPLY AFTER PLATING, SEE DRILL HOLE CHART.
____.XX (XXX") VIAS MAY HAVE AN ANNULAR RING OF ZERO

8. PLATING OPTIONS:
X ENIG (ELECTROLESS NICKEL / IMMERSION GOLD) 2-10 MICROINCHES OF GOLD OVER A MINIMUM OF 120 MICROINCHES OF NICKEL PER IPC-4552. THIS FINISH COMPLIES WITH RoHS DIRECTIVES.
____ SELECTIVE HARD GOLD FINISH IN THE DUT AND POGOPAD AREA(S),
CLASS 1 50-100 MICROINCHES THICK (KNOOP HARDNESS 130-200) OVER NICKEL PLATE IN ACCORDANCE WITH IPC-A-600, LATEST REVISION, SECTION 4.0, CLASS 3 (200-600 MICROINCHES THICK).
FABRICATE IN ACCORDANCE WITH IPC-6018, GOLD OVERHANG CRITICAL, START WITH 1/4oz. COPPER
____ HASL (HOT AIR SOLDER LEVEL) SMT PADS MUST BE FLAT TO A MAX OF .003" ABOVE SURFACE. HASL FINISH TO BE USED ON TEST OR PROTOTYPE BOARDS ONLY. THIS FINISH DOES NOT COMPLY WITH RoHS DIRECTIVES.

9. APPLY LPI (LIQUID PROTO-IMAGEABLE) SOLDERMASK OVER BARE COPPER (SMOBC) PER IPC-SM-840 CLASS T TO BOTH SIDES OF PCB. SOLDERMASK COLOR TO BE: _X_GREEN _BLUE _RED _CLEAR _BLACK _ORANGE.
GERBER FILES REFLECT A ZERO OVERSIZE. FABRICATION VENDOR MAY OVERSIZE AS NEEDED. MAX THICKNESS .025mm (.001"). IT IS ACCEPTABLE FOR SOLDERMASK WEBBING TO DISAPPEAR BETWEEN FINE PITCH BALL PADS.

10. APPLY SILKSCREEN LEGEND USING WHITE NON-CONDUCTIVE EPOXY INK. TRIM SILKSCREEN FROM ALL SOLDER PADS.
_X_TOP SIDE ONLY __BOTTOM SIDE ONLY __BOTH SIDES

11. FABRICATION VENDOR MAY REMOVE NON-FUNCTIONAL PADS FROM INTERNAL LAYERS. FABRICATION VENDOR MAY ONLY ADD THIEVING OUTSIDE THE BOARD OUTLINE TO COMPENSATE FOR LOW COPPER DENSITY.

12. TOLERANCES: WARP AND TWIST NOT TO EXCEED .010 IN/IN, CONDUCTOR WIDTHS/SPACINGS TO BE WITHIN +/-20% OF GERBER DATA, REMOVE ALL BURRS AND BREAK SHARP EDGES, .381mm (.015") MAXIMUM. INSIDE CORNER MAXIMUM RADIUS
X NO MATRIX DRAWING IS REQUIRED. BOARDS TO BE DELIVERED FULLY ROUTED.
____ MATRIX DRAWING PROVIDED, SEE FABRICATION DRAWING SHEET 2 OF 2.
____ VENDOR TO GENERATE MATRIX DRAWING. VENDOR GENERATED MATRIX DRAWINGS REQUIRE APPROVAL BY PEREGRINE SEMICONDUCTOR. PANELIZED BOARDS TO HAVE SAME ORIENTATION AND SHALL BE ROUTED AND RETAINED WITH BREAK AWAY TABS. SEE DETAIL B. SUPPORT RAIL WIDTH TO BE 6.35mm (.25") - 12.7mm (.50") WITH 1.52mm (.060") FIDUCIALS AND 3.175mm (.125") TOOLING HOLES IN 3 CORNERS
PANELIZED SOLDERPASTE GERBER TO BE SUBMITTED TO PEREGRINE SEMICONDUCTOR.

13. PLANARITY:
____ VARIATION OF BUMP PADS IN THE Z AXIS TO BE <=5um.
X ALL 0.2032mm (.0079") VIAS TO BE EPOXY FILLED AFTER PLATING, PLANARIZED AND COPPER OVERPLATED AND BEFORE FINAL SURFACE FINISH. NON-CONDUCTIVE EPOXY (SANTOPRENE 900 OR EQUIVALENT) IS RECOMMENDED. EPOXY SHALL NOT PROTRUDE FROM HOLES. THIS APPLIES TO ALL VIAS THAT ARE EXPOSED ON BOTH SIDES. A SMOOTH COPLANAR FINISH IS REQUIRED WHEN EXPOSED BY SOLDERMASK.
____ ALL OTHER VIAS ARE TO BE PLUGGED AND FILLED WITH SOLDERMASK MATERIAL.

14. BARE BOARD ELECTRICAL TEST IS REQUIRED. USE THE SUPPLIED IPC-D-356 NETLIST.

15. CONTROLLED IMPEDANCE REQUIREMENTS: FABRICATION VENDOR MAY MODIFY DIELECTRIC THICKNESS BY 25% WITHOUT WRITTEN CONSENT. ANY MODIFICATION GREATER THAN 25% REQUIRES WRITTEN CONSENT FROM PEREGRINE SEMICONDUCTOR.
NO CONTROLLED IMPEDANCE MEASUREMENTS REQUIRED.
X VENDOR TO PROVIDE TEST COUPON AND IMPEDANCE REPORT.
~~____.XXmm (.XXX") TRACES ON LAYER Y ARE 50 OHMS, CO-PLANAR TRANSMISSION LINE ____ +/- 5% ____ +/- 10%.~~
~~____.2032mm (0.0079") TRACES ON LAYER 1 ARE 50 OHMS, MICROSTRIP, +/- 10%.~~
~~____.XXmm (.XXX") TRACES ON LAYER Y ARE 100 OHMS, DIFFERENTIAL, +/- 10%.~~

16. SHORTS DESIGNED IN BOARD: ____ NO _X_ YES
NET GND SHORTED TO NET RETURN, ON LAYERS 1, 2, 3 AND 4 AT C10 AND C22 COMPONENT LOCATIONS.

NOTE: DEVIATIONS BY FABRICATION FACILITY TO BE REPORTED TO PEREGRINE SEMICONDUCTOR.

THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO PEREGRINE SEMICONDUCTOR, INC.
THE INFORMATION IN THIS DOCUMENT IS NOT TO BE USED OR DUPLICATED
IN ANY MANNER WITHOUT THE PRIOR APPROVAL OF PEREGRINE SEMICONDUCTOR, INC.

4

3

2

1