


Peregrine
Semiconductor

9380 Carroll Park Drive
San Diego, CA, 92121
(858)731-9400 Phone
(858)731-9499 Fax


BOARD NAME: PE29102 CLASS D EVK		
PART NUMBER: PRT-69377		REV: 02
LAYER NAME: SOLDER MASK (PRIMARY SIDE)		SHEET: 2 of 9
DATE: 09-11-17	SCHEMATIC: DOC-83239-02	DESIGNER: D. KENDRICK



Peregrine
Semiconductor

9380 Carroll Park Drive
San Diego, CA, 92121
(858)731-9400 Phone
(858)731-9499 Fax


BOARD NAME: PE29102 CLASS D EVK		
PART NUMBER: PRT-69377	REV: 02	
LAYER NAME: LAYER 1 (PRIMARY SIDE)	SHEET: 3 of 9	
DATE: 09-11-17	SCHEMATIC: DOC-83239-02	DESIGNER: D. KENDRICK




**Peregrine
Semiconductor**

9380 Carroll Park Drive
San Diego, CA, 92121
(858)731-9400 Phone
(858)731-9499 Fax


BOARD NAME: PE29102 CLASS D EVK		
PART NUMBER: PRT-69377		REV: 02
LAYER NAME: LAYER 2 (GND PLANE)		SHEET: 4 of 9
DATE: 09-11-17	SCHEMATIC: DOC-83239-02	DESIGNER: D. KENDRICK




		<h1>Peregrine Semiconductor</h1>		9380 Carroll Park Drive San Diego, CA, 92121 (858)731-9400 Phone (858)731-9499 Fax	
BOARD NAME: PE29102 CLASS D EVK					
PART NUMBER: PRT-69377				REV: 02	
LAYER NAME: LAYER 3 (GND PLANE)				SHEET: 5 of 9	
DATE: 09-11-17		SCHEMATIC: DOC-83239-02		DESIGNER: D. KENDRICK	



		<h1>Peregrine Semiconductor</h1>		<p>9380 Carroll Park Drive San Diego, CA, 92121 (858)731-9400 Phone (858)731-9499 Fax</p>	
BOARD NAME: PE29102 CLASS D EVK					
PART NUMBER: PRT-69377				REV: 02	
LAYER NAME: LAYER 4 (SECONDARY SIDE)				SHEET: 6 of 9	
DATE: 09-11-17		SCHEMATIC: DOC-83239-02		DESIGNER: D. KENDRICK	




		<h1>Peregrine</h1> <h2>Semiconductor</h2>		<p>9380 Carroll Park Drive San Diego, CA, 92121 (858)731-9400 Phone (858)731-9499 Fax</p>	
BOARD NAME: PE29102 CLASS D EVK					
PART NUMBER: PRT-69377				REV: 02	
LAYER NAME: SOLDER MASK (SECONDARY SIDE)				SHEET: 7 of 9	
DATE: 09-11-17		SCHEMATIC: DOC-83239-02		DESIGNER: D. KENDRICK	




Peregrine
Semiconductor


9380 Carroll Park Drive
San Diego, CA, 92121
(858)731-9400 Phone
(858)731-9499 Fax

BOARD NAME: PE29102 CLASS D EVK		
PART NUMBER: PRT-69377		REV: 02
LAYER NAME: SOLDER PASTE (PRIMARY SIDE)		SHEET: 8 of 9
DATE: 09-11-17	SCHEMATIC: DOC-83239-02	DESIGNER: D. KENDRICK



		<h1>Peregrine</h1> <h2>Semiconductor</h2>		<p>9380 Carroll Park Drive San Diego, CA, 92121 (858)731-9400 Phone (858)731-9499 Fax</p>	
BOARD NAME: PE29102 CLASS D EVK					
PART NUMBER: PRT-69377				REV: 02	
LAYER NAME: SOLDER PASTE (SECONDARY SIDE)				SHEET: 9 of 9	
DATE: 09-11-17		SCHEMATIC: DOC-83239-02		DESIGNER: D. KENDRICK	





SIZE	QTY	SYM	PLATED	TOL
0.2032	472	+	YES	+/-0.2032
0.508	1	X	YES	+/-0.508
0.8	10	□	YES	+/-0.075
0.889	4	◇	YES	+/-0.075
0.9	8	⊗	YES	+/-0.075
0.9652	12	⊗	YES	+/-0.075
1	4	⊕	YES	+/-0.075
1.016	3	⊕	YES	+/-0.075
1.05	2	⊕	YES	+/-0.075
1.3	4	⊕	YES	+/-0.075
1.524	1	⊕	YES	+/-0.075
1.6002	4	⊕	YES	+/-0.075
2.4	4	⊕	YES	+/-0.075
3.2	7	◇	NO	+/-0.05

REVISIONS		DWG NO.	SH	REV
ZONE	REV	DESCRIPTION	DATE	APPROVED

- NOTES: UNLESS OTHERWISE SPECIFIED, ALL DIMENSIONS ARE IN METRIC
- INTERPRET DIMENSIONS AND TOLERANCES PER ANSI Y14.5M.
 - GERBER FILES CONTAIN BOARD OUTLINE FOR ALIGNMENT PURPOSES, REMOVE PRIOR TO FABRICATION.
 - FABRICATION VENDOR MAY ADD TEARDROPS, SOLDER TAILS TO PADS IN DUT AREA.
 - FABRICATE PCB PER IPC-6012, LATEST REVISION, TYPE 3, CLASS 2. THE DETAILED NOTES AND INSTRUCTIONS ON THIS DRAWING SUPERCEDE IPC REQUIREMENTS. BARE BOARD ACCEPTANCE PER IPC-A-600, LATEST REVISION.
 - NUMBER OF ELECTRICAL LAYERS IS "4". SEE LAYER STACKUP DETAIL FOR MATERIALS AND OVERALL THICKNESS. MINIMUM TRACE WIDTH FOR OUTER LAYERS = .20mm (.008") +/-20%, FOR INNER LAYERS = NA. MINIMUM AIR GAP FOR OUTER LAYERS = .14mm (.0055") +/-20%, FOR INNER LAYERS = .20mm (.008") +/-20%. MINIMUM VIA PAD DIAMETER = 0.3429mm (.0135") +/-20%. X NOTE: THIS PCB HAS < .076mm (.003") TRACE/SPACE IN DUT AREA.
 - MATERIAL: LAMINATE AND PREPREG PER IPC-4101. COPPER FOIL PER IPC-MF-150. MINIMUM FINISHED EXTERNAL LAYER COPPER THICKNESS = X 0.030mm(.0012"). 0.046mm(.0018"). 0.0508mm(.002") MINIMUM INTERNAL LAYER COPPER THICKNESS = 0.0152(.0006"). X 0.030mm(.0012"). 0.0508mm(.002") THE MATERIAL'S GLASS TRANSITION TEMPERATURE (Tg) SHALL BE A MINIMUM OF 170 DEGREES CENTIGRADE. MATERIAL MUST MEET UL796 WITH A FLAMMABILITY RATING OF 94V-0 VENDOR'S UL LOGO AND DATE CODE TO BE SCREENED ON THE BOTTOM SIDE.
 - LAYER TO LAYER REGISTRATION WITHIN .076 (.003"). ALL HOLES TO BE LOCATED WITHIN .076mm (.003") OF ORIGINAL CAD DATA. ALL HOLES SURROUNDED BY COPPER LAND SHALL HAVE A MINIMUM ANNULAR RING OF .076mm (.003"). ALL PLATED THROUGH HOLES TO HAVE A MINIMUM .025mm (.001") OF PLATING. HOLE DIMENSIONS AND TOLERANCES APPLY AFTER PLATING, SEE DRILL HOLE CHART. XX (XXX") VIAS MAY HAVE AN ANNULAR RING OF ZERO
 - PLATING OPTIONS: X ENIG (ELECTROLESS NICKEL / IMMERSION GOLD) 2-10 MICROINCHES OF GOLD OVER A MINIMUM OF 120 MICROINCHES OF NICKEL PER IPC-4552. THIS FINISH COMPLIES WITH ROHS DIRECTIVES. SELECTIVE HARD GOLD FINISH IN THE DUT AND POGOPAD AREA(S), CLASS 1 50-100 MICROINCHES THICK (KNOOP HARDNESS 130-200) OVER NICKEL PLATE IN ACCORDANCE WITH IPC-A-600, LATEST REVISION, SECTION 4.0, CLASS 3 (200-600 MICROINCHES THICK). FABRICATE IN ACCORDANCE WITH IPC-6018, GOLD OVERHANG CRITICAL, START WITH 1/4oz. COPPER HASL (HOT AIR SOLDER LEVEL) SMT PADS MUST BE FLAT TO A MAX OF .003" ABOVE SURFACE. HASL FINISH TO BE USED ON TEST OR PROTOTYPE BOARDS ONLY. THIS FINISH DOES NOT COMPLY WITH ROHS DIRECTIVES.
 - APPLY LPI (LIQUID PHOTO-IMAGEABLE) SOLDERMASK OVER BARE COPPER (SMOBC) PER IPC-SM-840 CLASS T TO BOTH SIDES OF PCB. SOLDERMASK COLOR TO BE: X GREEN BLUE RED CLEAR BLACK ORANGE. GERBER FILES REFLECT A ZERO OVERSIZE. FABRICATION VENDOR MAY OVERSIZE AS NEEDED. MAX THICKNESS .025mm (.001"). IT IS ACCEPTABLE FOR SOLDERMASK WEBBING TO DISAPPEAR BETWEEN FINE PITCH BALL PADS.
 - APPLY SILKSCREEN LEGEND USING WHITE NON-CONDUCTIVE EPOXY INK. TRIM SILKSCREEN FROM ALL SOLDER PADS. X TOP SIDE ONLY BOTTOM SIDE ONLY BOTH SIDES
 - FABRICATION VENDOR MAY REMOVE NON-FUNCTIONAL PADS FROM INTERNAL LAYERS. FABRICATION VENDOR MAY ONLY ADD THIEVING OUTSIDE THE BOARD OUTLINE TO COMPENSATE FOR LOW COPPER DENSITY.
 - TOLERANCES: WARP AND TWIST NOT TO EXCEED .010 IN/IN, CONDUCTOR WIDTHS/SPACINGS TO BE WITHIN +/-20% OF GERBER DATA. REMOVE ALL BURRS AND BREAK SHARP EDGES, .381mm (.015") MAXIMUM. INSIDE CORNER MAXIMUM RADIUS X NO MATRIX DRAWING IS REQUIRED. BOARDS TO BE DELIVERED FULLY ROUTED. MATRIX DRAWING PROVIDED, SEE FABRICATION DRAWING SHEET 2 OF 2. VENDOR TO GENERATE MATRIX DRAWING. VENDOR GENERATED MATRIX DRAWINGS REQUIRE APPROVAL BY PEREGRINE SEMICONDUCTOR. PANELIZED BOARDS TO HAVE SAME ORIENTATION AND SHALL BE ROUTED AND RETAINED WITH BREAK AWAY TABS. SEE DETAIL B. SUPPORT RAIL WIDTH TO BE 6.35mm (.25") - 12.7mm (.50") WITH 1.52mm (.060") FIDUCIALS AND 3.175mm (.125") TOOLING HOLES IN 3 CORNERS PANELIZED SOLDERPASTE GERBER TO BE SUBMITTED TO PEREGRINE SEMICONDUCTOR.
 - PLANARITY: VARIATION OF BUMP PADS IN THE Z AXIS TO BE <=5um. X ALL 0.2032mm (.0079") VIAS TO BE EPOXY FILLED AFTER PLATING, PLANARIZED AND COPPER OVERPLATED AND BEFORE FINAL SURFACE FINISH. NON-CONDUCTIVE EPOXY (SANEI 900 OR EQUIVALENT) IS RECOMMENDED. EPOXY SHALL NOT PROTRUDE FROM HOLES. THIS APPLIES TO ALL VIAS THAT ARE EXPOSED ON BOTH SIDES. A SMOOTH COPLANAR FINISH IS REQUIRED WHEN EXPOSED BY SOLDERMASK. ALL OTHER VIAS ARE TO BE PLUGGED AND FILLED WITH SOLDERMASK MATERIAL.
 - BARE BOARD ELECTRICAL TEST IS REQUIRED. USE THE SUPPLIED IPC-D-356 NETLIST.
 - CONTROLLED IMPEDANCE REQUIREMENTS: FABRICATION VENDOR MAY MODIFY DIELECTRIC THICKNESS BY 25% WITHOUT WRITTEN CONSENT. ANY MODIFICATION GREATER THAN 25% REQUIRES WRITTEN CONSENT FROM PEREGRINE SEMICONDUCTOR. NO CONTROLLED IMPEDANCE MEASUREMENTS REQUIRED. X VENDOR TO PROVIDE TEST COUPON AND IMPEDANCE REPORT. XXmm (XXX") TRACES ON LAYER Y ARE 50 OHMS, CO-PLANAR TRANSMISSION LINE +/- 5% +/- 10% .2032mm (0.0079") TRACES ON LAYER 1 ARE 50 OHMS, MICROSTRIP, +/- 10% XXmm (XXX") TRACES ON LAYER Y ARE 100 OHMS, DIFFERENTIAL, +/- 10%
 - SHORTS DESIGNED IN BOARD: NO X YES NET GND SHORTED TO NET RETURN, ON LAYERS 1, 2, 3 AND 4 AT C10 AND C22 COMPONENT LOCATIONS.

NOTE: DEVIATIONS BY FABRICATION FACILITY TO BE REPORTED TO PEREGRINE SEMICONDUCTOR.

THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO PEREGRINE SEMICONDUCTOR, INC. THE INFORMATION IN THIS DOCUMENT IS NOT TO BE USED OR DUPLICATED IN ANY MANNER WITHOUT THE PRIOR APPROVAL OF PEREGRINE SEMICONDUCTOR, INC.

UNLESS OTHERWISE SPECIFIED ALL DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS DECIMALS ANGLES ± .XX ± .XXX= ±	CONTRACT NO.		COMPANY	
	APPROVALS	DATE	 9380 Carroll Park Drive San Diego, CA, 92121 (858)731-9400 Phone (858)731-9499 Fax	
MATERIAL	DRAWN	TITLE		
FINISH	CHECKED	PCB, PE29102 CLASS D EVK		
DO NOT SCALE DRAWING	ISSUED	SIZE	ROHS COMPLIANCE RELEASE DATE	REV.
		C	 DWG NO. PRT-69377	02
		SCALE: NONE	SHEET	1 OF 1

4

3

2

DWG NO. SH REV

REVISIONS				
ZONE	REV	DESCRIPTION	DATE	APPROVED

D

D

C


C

B

B

A

A



PRIMARY (TOP) SIDE

NOTES: UNLESS OTHERWISE SPECIFIED

1. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M.
2. WORKMANSHIP PER IPC-A-610D, CLASS 2.
3. COMPONENT LEAD PROTRUSION AND COMPONENT TO PCB GAP PER IPC-A-610D.
4. NO PARTS CONTAINING LEAD MAY BE INSTALLED ON THE ASSEMBLY WITHOUT THE PRIOR WRITTEN CONSENT OF PEREGRINE SEMICONDUCTOR.
5. ALL SOLDERING AND CLEANING PROCESSES FOR THIS ASSEMBLY MUST BE LEAD-FREE.
6. MANUAL ASSEMBLY AND REWORK MUST USE LEAD-FREE SOLDER AND FOLLOW RoHS PROCEDURES.
7. THIS ASSEMBLY IS RoHS COMPLIANT.
8. MANUFACTURER TO MARK ASSEMBLY WITH CURRENT REVISION LETTER.
9. FINISHED ASSEMBLY MUST BE FREE OF ANY RESIDUES.
10. PARTS USED ON THIS ASSEMBLY ARE TO HAVE DATE CODES WITHIN 24 MONTHS OF PURCHASE ORDER ISSUANCE DATE.
11. MANUFACTURE TO APPLY BARCODE LABEL IN SPACE PROVIDED.

THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO PEREGRINE SEMICONDUCTOR, INC. THE INFORMATION IN THIS DOCUMENT IS NOT TO BE USED OR DUPLICATED IN ANY MANNER WITHOUT THE PRIOR APPROVAL OF PEREGRINE SEMICONDUCTOR, INC.

UNLESS OTHERWISE SPECIFIED ALL DIMENSIONS ARE IN INCHES TOLERANCES ARE: FRACTIONS DECIMALS ANGLES ± .XX ± .XXX=	CONTRACT NO.		COMPANY 9380 Carroll Park Drive San Diego, CA, 92121 (858)731-9400 Phone (858)731-9499 Fax	
	APPROVALS	DATE	TITLE ASY, PE29102 CLASS D EVK	
MATERIAL	DRAWN D. KENDRICK	09-11-17	SIZE C	RoHS COMPLIANCE RELEASE DATE
FINISH	CHECKED GREG HORVATH	09-11-17	DWG NO. PRT-69376	REV. 02
DO NOT SCALE DRAWING	ISSUED		SCALE: NONE	SHEET 1 OF 2

4

3

2

1

4

3

2

DWG NO.	SH	REV
---------	----	-----

REVISIONS				
ZONE	REV	DESCRIPTION	DATE	APPROVED

D

D

C


C

B

B

A

A



SECONDARY (BOTTOM) SIDE

THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO PEREGRINE SEMICONDUCTOR, INC.
 THE INFORMATION IN THIS DOCUMENT IS NOT TO BE USED OR DUPLICATED
 IN ANY MANNER WITHOUT THE PRIOR APPROVAL OF PEREGRINE SEMICONDUCTOR, INC.

SIZE C	RoHS COMPLIANCE RELEASE DATE Pb	DWG NO. PRT-69376	REV. 02
SCALE: NONE	SHEET		2 OF 2

4

3

2

1