


## Product Description

The PE42851 is a HaRP™ technology-enhanced SP5T high power RF switch supporting wireless applications up to 1 GHz. It offers maximum power handling of 42.5 dBm continuous wave (CW). It delivers high linearity and excellent harmonics performance. It has both a standard and attenuated RX mode. No blocking capacitors are required if DC voltage is not present on the RF ports.


The PE42851 is manufactured on pSemi's UltraCMOS® process, a patented variation of silicon-on-insulator (SOI) technology on a sapphire substrate, offering the performance of GaAs with the economy and integration of conventional CMOS.

## Figure 1. Package Type

32-lead 5 × 5 mm QFN




**Figure 2. Functional Diagram of SP3T Configuration**



ANT can be tied to TX1 and TX2 or TX3 and TX4

**Figure 3. Functional Diagram of SP5T Configuration**



SP5T, standard configuration


DOC-02178

**Table 1. Electrical Specifications @ –40 to +85 °C,  $V_{DD} = 2.3\text{--}5.5\text{V}$ ,  $V_{SS\_EXT} = 0\text{V}$  or  $V_{DD} = 3.4\text{--}5.5\text{V}$ ,  $V_{SS\_EXT} = -3.4\text{V}$  ( $Z_S = Z_L = 50\Omega$ ), unless otherwise noted<sup>1</sup>**

Parameter	Path	Condition	Min	Typ	Max	Unit
Operating frequency			100		1000	MHz
Insertion loss <sup>2</sup>	ANT–TX	Active TX port 1, 2, 3 or 4 @ rated power (–40 °C, +25 °C)				
		100–520 MHz		0.30	0.35	dB
		520–1000 MHz		0.40	0.55	dB
		Active TX port 1, 2, 3 or 4 @ rated power (+85 °C)				
Insertion loss <sup>2</sup>	ANT–RX	100–520 MHz		0.30	0.40	dB
		520–1000 MHz		0.50	0.60	dB
		Active RX port (–40 °C, +25 °C)				
		100–520 MHz		0.50	0.70	dB
Insertion loss <sup>2</sup> (un-attenuated state)	ANT–RX	520–1000 MHz		0.60	0.70	dB
		Active RX port (+85 °C)				
		100–520 MHz		0.70	0.80	dB
		520–1000 MHz		0.80	1.00	dB
Insertion loss <sup>2</sup> (attenuated state)	ANT–RX	1575 MHz for GPS RX, < –10 dBm, +25 °C		1.2	1.3	dB
		Active RX port				
Isolation (supply biased)	TX–TX	100–520 MHz	33	36		dB
		520–1000 MHz	29	30		dB
Isolation (supply biased)	TX–RX	100–520 MHz	34	36		dB
		520–1000 MHz	29	30		dB
Unbiased isolation $V_{DD}$ , $V_1$ , $V_2$ , $V_3 = 0\text{V}$	ANT–TX	+27 dBm	6			dB
Unbiased isolation $V_{DD}$ , $V_1$ , $V_2$ , $V_3 = 0\text{V}$	ANT–RX	+27 dBm	14			dB
Return loss <sup>2</sup>	ANT–RX	Un-attenuated state				
		100–520 MHz	22	27		dB
		520–1000 MHz	18	22		dB
		Un-attenuated state, 1575 MHz for GPS RX, < –10 dBm, +25 °C	10	14		dB
Return loss <sup>2</sup>	ANT–RX	Attenuated state, optimized without attenuator engaged				
		100–520 MHz	16	21		dB
		520–1000 MHz	13	18		dB
		100–1000 MHz	21	28		dB
2nd and 3rd harmonic (< 1.15:1 VSWR)	TX	100–520 MHz @ +40.0 dBm		–80	–78	dBc
		521–870 MHz @ +38.5 dBm				
2nd and 3rd harmonic (< 8:1 VSWR)	TX	871–1000 MHz @ +37.5 dBm				
		100–520 MHz @ +40.0 dBm (pulsed signal, at 10% duty cycle <sup>3</sup> )		–76	–70	dBc
2nd and 3rd harmonic (50Ω source/load impedance)	TX	521–870 MHz @ +38.5 dBm (pulsed signal, at 10% duty cycle <sup>3</sup> )				
		871–1000 MHz @ +37.5 dBm (pulsed signal, at 10% duty cycle <sup>3</sup> )				
2nd and 3rd harmonic (50Ω source/load impedance)	TX	100–1000 MHz @ +45.0 dBm (pulsed signal, at 10% duty cycle <sup>3</sup> )		–76	–70	dBc
2nd and 3rd harmonic (50Ω source/load impedance)	TX	100–1000 MHz @ +42.5 dBm (CW)		–78	–74	dBc
Input 0.1dB compression point	ANT–TX	1000 MHz		45.5		dBm
IIP3	RX	Un-attenuated state	42			dBm
		Attenuated state	38			dBm
Settling time		From 50% control until harmonics within specifications		15		μs
Switching time in normal mode <sup>4</sup> ( $V_{SS\_EXT} = 0\text{V}$ )		50% CTRL to 90% or 10% of RF		6		μs
Switching time in bypass mode <sup>4</sup> ( $V_{SS\_EXT} = -3.4\text{V}$ )		50% CTRL to 90% or 10% of RF		4		μs

Notes: 1. In a 2TX–1RX SP3T configuration, TX1 and TX2 are tied and TX3 and TX4 are tied respectively. Refer to Application Note AN35 for SP3T performance data.  
2. Narrow trace widths are used near each port to improve impedance matching. Refer to evaluation board layouts (Figure 23) and schematic (Figure 24) for details.  
3. 10% of 4620 μs period.  
4. Normal mode: connect  $V_{SS\_EXT}$  (pin 16) to GND ( $V_{SS\_EXT} = 0\text{V}$ ) to enable internal negative voltage generator. Bypass mode: use  $V_{SS\_EXT}$  (pin 16) to bypass and disable internal negative voltage generator.  
5. The input 0.1dB compression point is a linearity figure of merit. Refer to Table 3 for the RF input power  $P_{IN}$ .

**Figure 4. Pin Configuration (Top View)\***



Note: \* Pins 1, 3, 5, 7, 9, 10, 17, 19, 20, 22, 24, 26, 27, 29, 30 and 31 can be N/C if deemed necessary by the customer

**Table 2. Pin Descriptions**

Pin #	Pin Name	Description
1, 3, 5–7, 9–11, 17–20, 22, 24–27, 29–32	GND	Ground
2	TX1 <sup>2</sup>	Transmit pin 1
4	TX2 <sup>1,2</sup>	Transmit pin 2
8	RX <sup>2</sup>	Receive pin
12	V <sub>DD</sub>	Supply voltage (nominal)
13	V3	Digital control logic input 3
14	V2	Digital control logic input 2
15	V1	Digital control logic input 1
16	V <sub>SS_EXT</sub> <sup>3</sup>	External V <sub>SS</sub> negative voltage control
21	TX3 <sup>2</sup>	Transmit pin 3
23	TX4 <sup>1,2</sup>	Transmit pin 4
28	ANT <sup>2</sup>	Antenna pin
Pad	GND	Exposed pad: ground for proper operation

Notes: 1. To operate the part as a 2TX–1RX SP3T, tie TX1 to TX2 and TX3 to TX4 respectively. Refer to Application Note AN35 for SP3T performance data.  
2. RF pins 2, 4, 8, 21, 23 and 28 must be at 0 VDC. The RF pins do not require DC blocking capacitors for proper operation if the 0 VDC requirement is met.  
3. Use V<sub>SS\_EXT</sub> (pin 16) to bypass and disable internal negative voltage generator. Connect V<sub>SS\_EXT</sub> (pin 16) to GND (V<sub>SS\_EXT</sub> = 0V) to enable

**Table 3. Operating Ranges<sup>1</sup>**

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage (normal mode, V <sub>SS_EXT</sub> = 0V)	V <sub>DD</sub>	2.3		5.5	V
Supply voltage (bypass mode, V <sub>SS_EXT</sub> = –3.4V, V <sub>DD</sub> ≥ 3.4V for full spec. compliance)	V <sub>DD</sub>		3.4	5.5	V
Negative supply voltage (bypass mode)	V <sub>SS_EXT</sub>	–3.4		–3.4	V
Supply current (normal mode, V <sub>SS_EXT</sub> = 0V)	I <sub>DD</sub>		15	200	μA
Supply current (bypass mode, V <sub>SS_EXT</sub> = –3.4V)	I <sub>DD</sub>		50	80	μA
Negative supply current (bypass mode, V <sub>SS_EXT</sub> = –3.4V)	I <sub>SS</sub>	–40	–16		μA
Digital input high (V1, V2, V3)	V <sub>IH</sub>	1.17		3.6	V
Digital input low (V1, V2, V3)	V <sub>IL</sub>	–0.3		0.6	V
TX RF input power <sup>2,3</sup>	P <sub>IN-TX</sub>			40	dBm
TX RF output power <sup>2,3</sup> (50Ω source/load)	P <sub>IN-TX</sub>			45	dBm
TX RF input power <sup>2</sup> (50Ω source/load)	P <sub>IN-TX</sub>			42.5	dBm
ANT RF input power,	P <sub>IN-ANT</sub>			27	dBm
RX RF input power <sup>2</sup>	P <sub>IN-RX</sub>			27	dBm
Operating temperature range (case)	T <sub>OP</sub>	–40		85	°C
Operating junction temperature	T <sub>J</sub>			135	°C

Notes: 1. In a 2TX–1RX SP3T configuration, TX1 and TX2 are tied and TX3 and TX4 are tied respectively. Refer to Application Note AN35 for SP3T performance data.  
2. Supply biased.  
3. Pulsed, 10% duty cycle of 4620 μs period.

**Table 4. Absolute Maximum Ratings**

Parameter/Condition	Symbol	Min	Max	Unit
Supply voltage	V <sub>DD</sub>	−0.3	5.5	V
Digital input voltage (V1, V2, V3)	V <sub>CTRL</sub>	−0.3	3.6	V
TX RF input power <sup>1</sup> (50Ω)	P <sub>IN-TX</sub>		45	dBm
TX RF input power <sup>1</sup>	P <sub>IN-TX</sub>		40	dBm
ANT RF input power, unbiased	P <sub>IN-ANT</sub>		27	dBm
RX RF input power <sup>1</sup>	P <sub>IN-RX</sub>		27	dBm
Storage temperature range	T <sub>ST</sub>	−65	150	°C
Maximum case temperature	T <sub>CASE</sub>		85	°C
Peak maximum junction temperature (10 seconds max)	T <sub>J</sub>		200	°C
ESD voltage HBM <sup>2</sup> , all pins	V <sub>ESD,HBM</sub>		1500	V
ESD voltage MM <sup>3</sup> , all pins	V <sub>ESD,MM</sub>		200	V
ESD voltage CDM <sup>4</sup> , all pins	V <sub>ESD,CDM</sub>		1000	V

Notes: 1. Supply biased  
2. Human Body Model (MIL-STD 883 Method 3015)  
3. Machine Model (JEDEC JESD22-A115)  
4. Charged Device Model (JEDEC JESD22-C101)

Exceeding absolute maximum ratings may cause permanent damage. Operation should be restricted to the limits in the Operating Ratings table. Operation between operating and absolute maximum for extended periods may reduce reliability.

### Electrostatic Discharge (ESD) Precautions

When handling this UltraCMOS device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid

### Latch-Up Avoidance

Unlike conventional CMOS devices, UltraCMOS devices are immune to latch-up.

### Moisture Sensitivity Level

The Moisture Sensitivity Level rating for the 5x5 mm QFN package is MSL3.

### Switching Frequency

The PE42851 has a maximum 10 kHz switching rate when the internal negative voltage generator is used (pin 16 = GND). The rate at which the PE42851 can be switched is only limited to the switching time (*Table 1*) if an external negative supply is provided (pin 16 = V<sub>SS\_EXT</sub>).

Switching frequency describes the time duration between switching events. Switching time is the time duration between the point the control signal reaches 50% of the final value and the point the output signal reaches within 90% or 90% of its

### Optional External V<sub>SS\_EXT</sub> Control (V<sub>SS\_EXT</sub>)

For proper operation the V<sub>SS\_EXT</sub> control pin must be grounded or tied to the V<sub>ss</sub> voltage specified in *Table 3*. When the V<sub>SS\_EXT</sub> control pin is grounded, FETs in the switch are biased with an internal voltage generator. For applications that require the lowest possible spur performance, V<sub>SS\_EXT</sub> can be applied externally to bypass the internal negative

### Spurious Performance

The typical spurious performance of the PE42851 is −130 dBm when V<sub>SS\_EXT</sub> = 0V (pin 16 = GND). If further improvement is desired, the internal negative voltage generator can be disabled by setting V<sub>SS\_EXT</sub> = −3.4V.

**Table 5. Truth Table**

Path	V3	V2	V1
ANT – RX Attenuated	L	L	L
ANT – TX1	L	L	H
ANT – TX2	L	H	L
ANT – TX1 and TX2*	L	H	H
ANT – RX	H	L	L
ANT – TX3	H	L	H
ANT – TX4	H	H	L
ANT – TX3 and TX4*	H	H	H

Note: \* In a 2TX–1RX SP3T configuration, TX1 and TX2 are tied and TX3 and TX4 are tied respectively. Refer to Application Note AN35 for SP3T

Typical Performance Data @ +25 °C and  $V_{DD} = 3.4V$ , unless otherwise specified

Figure 5. Insertion Loss vs. Temp (TX)




Figure 6. Insertion Loss vs.  $V_{DD}$  (TX)




Figure 7. Insertion Loss vs. Temp (RX, Un-Attenuated)




Figure 8. Insertion Loss vs.  $V_{DD}$  (RX, Un-Attenuated)




Figure 9. Insertion Loss vs. Temp (RX, Attenuated)






Figure 10. Insertion Loss vs.  $V_{DD}$  (RX, Attenuated)




Typical Performance Data @ +25 °C and  $V_{DD} = 3.4V$ , unless otherwise specified


**Figure 11. Return Loss vs. Temp (ANT)**




**Figure 12. Return Loss vs.  $V_{DD}$  (ANT)**




**Figure 13. Return Loss vs. Temp (TX)**




**Figure 14. Return Loss vs.  $V_{DD}$  (TX)**



**Figure 15. Return Loss vs. Temp (TX, Attenuated)**



**Figure 16. Return Loss vs.  $V_{DD}$  (RX, Attenuated)**



Typical Performance Data @ +25 °C and  $V_{DD} = 3.4V$ , unless otherwise specified

Figure 17. Return Loss vs. Temp  
(RX, Un-Attenuated)




Figure 18. Return Loss vs.  $V_{DD}$   
(RX, Un-Attenuated)




Figure 19. Isolation vs. Temp (TX-TX)




Figure 20. Isolation vs.  $V_{DD}$  (TX-TX)




Figure 21. Isolation vs. Temp (TX-RX)





Figure 22. Isolation vs.  $V_{DD}$  (TX-RX)



## Thermal Data

Though the insertion loss for this part is very low, when handling high power RF signals, the junction temperature rises significantly.

VSWR conditions that present short circuit loads to the part can cause significantly more power dissipation than with proper matching.

Special consideration needs to be made in the design of the PCB to properly dissipate the heat away from the part and maintain the +85 °C maximum case temperature. It is recommended to use best design practices for high power QFN packages: multi-layer PCBs with thermal vias in a thermal pad soldered to the slug of the package. Special care also needs to be made to alleviate solder voiding under the part.

**Table 6. Theta JC**

Parameter	Min	Typ	Max	Unit
Theta JC (+85 °C)		20		°C/W

OBSOLETE



## Evaluation Kit


The PE42851 Evaluation Kit board was designed to ease customer evaluation of the PE42851 RF switch.

The evaluation board in Figure 23 was designed to test the part in the 5T configuration. DC power is supplied through J10, with  $V_{DD}$  on pin 9, and GND on the entire lower row of even numbered pins. To evaluate a switch path, add or remove jumpers on V1 (pin 3), V2 (pin 5), and V3 (pin 7) using *Table 5* (adding a jumper pulls the CMOS control pin low and removing it allows the on-board pull-up resistor to set the CMOS control pin high). Pins 11 and 13 of J10 are N/C.

The ANT port is connected through a  $50\Omega$  transmission line via the top SMA connector, J1. RX and TX paths are also connected through  $50\Omega$  transmission lines via SMA connectors. A  $50\Omega$  through transmission line is available via SMA connectors J8 and J9. This transmission line can be used to estimate the loss of the PCB over the environmental conditions being evaluated. An open-ended  $50\Omega$  transmission line is also provided at J7 for calibration if needed.

Narrow trace widths are used near each pin to improve impedance matching.


**Figure 23. Evaluation Board Layouts**



PRT-50283

Notes: 1. Use 101-0316-02 PCB  
2. 32 mil Width, 10 mil Gaps, 28 mil Core, and 2.1 mil Cu

**Figure 25. Package Drawing**  
32-lead 5x5 mm QFN




**Figure 26. Top Marking Specification**



17-0085

- = Pin 1 designator
- YYWW = Date code, last two digits of the year and work week
- ZZZZZZ = Six digits of the lot number

### Figure 27. Tape and Reel Drawing



### Table 7. Ordering information.

Order Code	Description	Package	Shipping Method
PE42851B-X	PE42851 5T RF switch	Green 32-lead 5 × 5 mm QFN	500 units / T&R
EK42851-04	PE42851 Evaluation kit	Evaluation kit	1 / Box

## Sales Contact and Information

For sales and contact information please visit [www.psemi.com](http://www.psemi.com).

**Advance Information:** The product is in a formative or design stage. The datasheet contains design target specifications for product development. Specifications and features may change in any manner without notice.

**Preliminary Specification:** The datasheet contains preliminary data. Additional data may be added at a later date. pSemi reserves the right to change specifications at any time without notice in order to supply the best possible product. **Product Specification:** The datasheet contains final data. In the event pSemi decides to change the specifications, pSemi will notify customers of the intended changes by issuing a CNF (Customer Notification Form).

The information in this document is believed to be reliable. However, pSemi assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

No patent rights or licenses to any circuits described in this document are implied or granted to any third party. pSemi's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the pSemi product could create a situation in which personal injury or death might occur. pSemi assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

The Peregrine Semiconductor name, Peregrine Semiconductor logo and UltraCMOS are registered trademarks and the pSemi name, pSemi logo, HaRP and DuNE are trademarks of pSemi Corporation in the U.S. and other countries.

pSemi products are protected under one or more of the following U.S. patents: [patents.psemi.com](https://www.patents.psemi.com).