

Product Specification


PE42851

UltraCMOS[®] SP5T RF Switch 100–1000 MHz

Features

- Dual mode oper on: SP5T or SP3T
- HaRP™ technogy enhanced
 - Fast strong tin
 - No e and phase
 - drive insertion loss and phase
- Up to 45 dBh estantaneous power in 50Ω
- Up 40 dBm instantaneous power
 1 VSWR
 - 36 dB TY o RX isolation
 - w formonics of $2f_{\circ}$ and $3f_{\circ} = -80$ dBc (1. 2:1 VSWR)
 - SD performance
 - 1.5 kV HBM on all pins

Figure 3. Functional Diagram of SP5T Configuration



SP5T, standard configuration

DOC-02178

©2012-2022 pSemi Corporation All rights reserved.

Product Description


The PE42851 is a HaRP[™] technology-enhanced SP5T high power RF switch supporting wireless applications up to 1 GHz. It offers maximum power handling of 42.5 dBm continuous wave (CW). It delivers high linearity and excellent harmonics performance. It has both a standard and attenuated RX mode. No blocking capacitors are required if DC voltage is not present on the RF ports.

The PE42851 is manufactured on pSemi's UltraCMOS[®] process, a patented variation of silicon-on-insulator (SOI) technology on a sapphire substrate, offering the performance of GaAs with the economy and integration of conventional CMOS.

Figure 1. Package Type

32-lead 5×5 mm QFN

Figure 2. Functional Diagram of SP3 Configuration



Document No. DOC-13014-6 | www.psemi.com



Table 1. Electrical Specifications @ -40 to +85 °C, V_{DD} = 2.3–5.5V, V_{SS_EXT} = 0V or V_{DD} = 3.4–5.5V, V_{SS_EXT} = -3.4V (Z_S = Z_L = 50 Ω), unless otherwise noted¹

Parameter	Parameter Path Condition		Min	Тур	Max	Unit
Operating frequency			100		1000	MHz
Incontion loss?		Active TX port 1, 2, 3 or 4 @ rated power (-40 °C, +25 °C) 100-520 MHz 520-1000 MHz		0	0.35 0.55	dB dB
Insertion loss ² ANT–TX		Active TX port 1, 2, 3 or 4 @ rated power (+85 °C) 100–520 MHz 520–1000 MHz		0.30 0.50	.40 0.60	dB dB
1 1 2		Active RX port (-40 °C, +25 °C) 100–520 MHz 520–1000 MHz		0.10	0.70 0	dB dB
Insertion loss ² (un-attenuated state)	ANT-RX	Active RX port (+85 °C) 100–520 MHz 520–1000 MHz		0.70 0.80	0.80 1.00	dB dB
		1575 MHz for GPS RX, < -10 dBm, +25 °C		1.2	1.3	dB
Insertion loss ² (attenuated state)	ANT-RX	Active RX port 100–1000 MHz	15.2	16	16.8	dB
Isolation (supply biased)	тх–тх	100–520 MHz 520–1000 MHz	33 29	36 30		dB dB
Isolation (supply biased)	TX-RX	100–520 MHz 520–1000 MHz	34 29	36 30		dB dB
Unbiased isolation V _{DD} , V1, V2, V3 = 0V	ANT-TX	+27 dBm	6			dB
Unbiased isolation V _{DD} , V1, V2, V3 = 0V	ANT-RX	+27 dBm	14			dB
Return loss ²		Un-attenuat ustate 100–520 M . 520–1000 dz	22 18	27 22		dB dB
	ANT-RX	Un-attenual state, 1575 MHz GPS RX, < -10 dBm, +25 °C	10	14		dB dB dB dB dB dB dB dB dB dB dB dB
		opted stan optimized with ut attenuator engaged 100–920 MHz 520–100 <u>0 MH</u> z	16 13	21 18		-
Return loss ²	ANT-	100. 1000 MHz	21 15	28 17		-
2nd and 3rd harmonic (< 1.15:1 VSWR)	ТХ	100–520 MHz +40.0 dBm 521–870 MHz ≠ +38.5 dBm 87 MHz # +37.5 dBm		-80	-78	dBc
2nd and 3rd harmonic (< 8:1 VSWR)	TX	100–520 MHz @ +40.0 dBm (pulsed signal, at 10% duty cycle ³) 21–870 MHz @ +38.5 dBm (pulsed signal, at 10% duty cycle ³) 71–1000 MHz @ +37.5 dBm (pulsed signal, at 10% duty cycle ³)		-76	-70	dBc
2nd and 3rd b (50Ω source bad imped s)	ТХ	100–1000 MHz @ +45.0 dBm (pulsed signal, at 10% duty cycle ³)		-76	-70	dBc
2nd and d harmonic (50Ω so ce/load impedance	X	100–1000 MHz @ +42.5 dBm (CW)		-78	-74	dBc
Input 0. Compression poir	ANT-TX	1000 MHz		45.5		dBm
IIP3	RX	Un-attenuated state Attenuated state	42 38			dBm dBm
Settling time		From 50% control until harmonics within specifications		15		μs
Switching time in normal mode ⁴ (V _{SS_EXT} = 0V)		50% CTRL to 90% or 10% of RF		6		μs
Switching time in bypass mode ⁴ $(V_{SS_EXT} = -3.4V)$		50% CTRL to 90% or 10% of RF		4		μs

Notes: 1. In a 2TX–1RX SP3T configuration, TX1 and TX2 are tied and TX3 and TX4 are tied respectively. Refer to Application Note AN35 for SP3T performance data. 2. Narrow trace widths are used near each port to improve impedance matching. Refer to evaluation board layouts (*Figure 23*) and schematic (*Figure 24*) for details.

3. 10% of 4620 μs period.


4. Normal mode: connect V_{SS_EXT} (pin 16) to GND ($V_{SS_EXT} = 0V$) to enable internal negative voltage generator. Bypass mode: use V_{SS_EXT} (pin 16) to bypass and disable internal negative voltage generator.

5. The input 0.1dB compression point is a linearity figure of merit. Refer to Table 3 for the RF input power PIN.

©2012-2022 pSemi Corporation All rights reserved.



Figure 4. Pin Configuration (Top View)*



Note: * Pins 1, 3, 5, 7, 9, 10, 17, 19, 20, 22, 24, 26, 27, 29, 30 and 31 can be N/C if deemed necessary by the customer

Table 2. Pin Descriptions

Pin #	Pin Name	Description
1, 3, 5–7, 9– 11, 17–20, 22, 24–27, 29–32	GND	Ground
2	TX1 ²	Transmit pin
4	TX2 ^{1,2}	Transmit pin 2
8	RX ²	Recent
12	V _{DD}	apply voluge (nomina
13	V3	Digital control log, put 3
14	V2	Less control login put 2
15	V	Digitation trol 400 c input 1
16	V _{SS_EXT} ³	ernal V, negative voltage control
21	TX3 ²	T smit pin 3
23	TX4 ^{1,2}	7 nsmit pin 4
28	NIT2	Antenna pin
Pad	GND	Exposed pad: ground for proper operation

Notes: 1. To operate the part as a 2TX–1RX SP3T, tie TX1 to TX2 and TX3 to TX4 respectively. Refer to Application Note AN35 for SP3T performance data.

2. RF pins 2, 4, 8, 21, 23 and 28 must be at 0 VDC. The RF pins do not require DC blocking capacitors for proper operation if the 0 VDC requirement is met.

3. Use V_{SS_EXT} (pin 16) to bypass and disable internal negative voltage generator. Connect V_{SS_EXT} (pin 16) to GND (V_{SS_EXT} = 0V) to enable

Table 3. Operating Ranges¹

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage (normal mode, V _{SS_EXT} = 0V)	V_{DD}	2.3		5.5	v
Supply voltage (bypass mode, $V_{SS_EXT} = -3.4V$, $V_{DD} \ge 3.4V$ for full spec. compliance)	V _{DD}		3.4	5.5	V
Negative supply voltage (bypass mode)	B_EXT	-3.		-3 -	v
Supply current (normal mode, $V_{SS_EXT} = 0V$)				200	μA
Supply current (pass mode, $V_{SS_{2}}$ = -3.4V)	I _{DD}		50	80	μA
Negative upply current (bypart node, V _{SS} -3.4V,	I _{SS}	-40	-16		μA
Digital inpa (V1, V2, V3)	ІН	1.17		3.6	v
Digital input low (V1, V2, V3)	V _{IL}	-0.3		0.6	v
RF input refer ^{2,3}	P _{IN-TX}			40	dBm
TX Rice out power ^{2,3} (50Ω source/load	P _{IN-TX}			45	dBm
TX RF input power ² (50Ω source/load	P _{IN-TX}			42.5	dBm
ANT RF input power,	P _{IN-ANT}			27	dBm
RX RF input power ²	P _{IN-RX}			27	dBm
Operating temperature range (case)	T _{OP}	-40		85	°C
Operating junction temperature	Tj			135	°C

Notes: 1. In a 2TX–1RX SP3T configuration, TX1 and TX2 are tied and TX3 and TX4 are tied respectively. Refer to Application Note AN35 for SP3T performance data.

2. Supply biased.

3. Pulsed, 10% duty cycle of 4620 µs period.



Table 4. Absolute Maximum Ratings

Parameter/Condition	Symbol	Min	Max	Unit
Supply voltage	V_{DD}	-0.3	5.5	V
Digital input voltage (V1, V2, V3)	V _{CTRL}	-0.3	3.6	V
TX RF input power ¹ (50 Ω	P _{IN-TX}		45	dBm
TX RF input power ¹	P _{IN-TX}		40	dBm
ANT RF input power, unbiased	P _{IN-ANT}		27	dBm
RX RF input power ¹	P _{IN-RX}		27	dBm
Storage temperature range	T _{ST}	-65	150	°C
Maximum case temperature	T _{CASE}		85	°C
Peak maximum junction temperature (10 seconds max)	Tj		200	°C
ESD voltage HBM ² , all pins	$V_{\text{ESD,HBM}}$		1500	V
ESD voltage MM ³ , all pins	$V_{\text{ESD,MM}}$		200	V
ESD voltage CDM ⁴ , all pins	$V_{\text{ESD,CDM}}$		1000	

Notes: 1. Supply biased

2. Human Body Model (MIL-STD 883 Method 3015)

3. Machine Model (JEDEC JESD22-A115)

4. Charged Device Model (JEDEC JESD22-C101)

Exceeding absolute maximum ratio may consepermanent damage. Operation would be restricted to the limits in the Operating Parties table. Operation between open include ge maximum and absolute maximum for extended periods may reduce unlabore.

Electrostatic Discharge (100) recautions

CMOS d When handling this ice, observe uld use with the same ns tr /ou D-sensitiv other evice Athough this device conta s circuitry to tect it from damage due to ecautions sho ld be taken to avoid ESD.

Latch-Up Averaance

Unlike conventional CMOS devices, UltraCMOS devices are immune to latch-up.

Moisture Sensitivity Level

The Moisture Sensitivity Level rating for the 5x5 mm QFN package is MSL3.

©2012-2022 pSemi Corporation All rights reserved.

Switching Frequency

The PE42851 has a maximum 10 kHz switching rate when the internal negative voltage generator is used (pin 16 = GND). The rate adwhich the PE42851 can be switched is optimized to the switching time (*Table 1*) if any sternal negative supply is provided (pin 16 M_{SS_EXT}).

Switching frequency scribes time du between switching nts. Switch tim s the e point the c rol signal time duration b veen reaches 50% of the final ue and the point the output sig reaches within % or 90% of its

Optional External Vss Control (Vss_ext)

For proper operation of V_{SS_EXT} control pin must be grounded or tier to the Vss voltage specified in *Table 3*. When we V_{SS_EXT} control pin is grounded, FETs in the switch are biased with an internal tage gaperator. For applications that require the low of the ssible spur performance, V_{SS_EXT} can be applied externally to bypass the internal negative

Spurious Performance

The typical spurious performance of the PE42851 is -130 dBm when $V_{SS_EXT} = 0V$ (pin 16 = GND). If further improvement is desired, the internal negative voltage generator can be disabled by setting $V_{SS_EXT} = -3.4V$.


Table 5. Truth Table

Path	V3	V2	V1
ANT – RX Attenuated	L	L	L
ANT – TX1	L	L	н
ANT – TX2	L	Н	L
ANT – TX1 and TX2*	L	Н	н
ANT – RX	Н	L	L
ANT – TX3	Н	L	Н
ANT – TX4	Н	Н	L
ANT – TX3 and TX4*	Н	Н	н

Note: * In a 2TX-1RX SP3T configuration, TX1 and TX2 are tied and TX3 and TX4 are tied respectively. Refer to Application Note AN35 for SP3T




Typical Performance Data @ +25 °C and V_{DD} = 3.4V, unless otherwise specified






Typical Performance Data @ +25 °C and V_{DD} = 3.4V, unless otherwise specified



©2012-2022 pSemi Corporation All rights reserved.



Typical Performance Data @ +25 °C and V_{DD} = 3.4V, unless otherwise specified





Thermal Data

Though the insertion loss for this part is very low, when handling high power RF signals, the junction temperature rises significantly.

VSWR conditions that present short circuit loads to the part can cause significantly more power dissipation than with proper matching.

Special consideration needs to be made in the design of the PCB to properly dissipate the heat away from the part and maintain the +85 °C maximum case temperature. It is recommended to use best design practices for high power QFN packages: multi-layer PCBs with thermal vias in a thermal pad soldered to the slug of the package. Special care also needs to be made to alleviate solder voiding under the part.

Table 6. Theta JC

Parameter	Min	Тур	Max	Unit
Theta JC (+85 °C)		20		°C/W
		-		. , .



Evaluation Kit


The PE42851 Evaluation Kit board was designed to ease customer evaluation of the PE42851 RF switch.

The evaluation board in Figure 23 was designed to test the part in the 5T configuration. DC power is supplied through J10, with V_{DD} on pin 9, and GND on the entire lower row of even numbered pins. To evaluate a switch path, add or remove jumpers on V1 (pin 3), V2 (pin 5), and V3 (pin 7) using *Table 5* (adding a jumper pulls the CMOS control pin low and removing it allows the on-board pull-up resistor to set the CMOS control pin high). Pins 11 and 13 of J10 are N/C.

The ANT port is connected through a 50Ω transmission line via the top SMA connector, J1. RX and TX paths are also connected through 50Ω transmission lines via SMA connectors. A 50Ω through transmission line is available via SMA connectors J8 and J9. This transmission line can be used to estimate the loss of the PC pover the environmental conditions being evaluated. An open-ended 50Ω transmission line is also privided at J7 for calibration if needed.

Narrow trace widths are used ear eac improve impedance matching.





PRT-50283



Figure 24. Evaluation Board Schematic






Figure 25. Package Drawing

32-lead 5x5 mm QFN







Figure 27. Tape and Reel Drawing



Sales Contact and Information

For sales and contact information please visit www.psemi.com.

Advance Information: The product is in a formative or design stage. The datasheet contains design target specifications for product development. Specifications and features may change in any manner without notice. Preliminary Specification: The datasheet contains preliminary data. Additional data may be added at a later date. pSemi reserves the right to change specifications at any time without notice in order to supply the best possible product. Product Specification: The datasheet contains final data. In the event pSemi decides to change the specifications, pSemi will notify customers of the intended changes by issuing a CNF (Customer Notification Form).

The information in this document is believed to be reliable. However, pSemi assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

©2012-2022 pSemi Corporation All rights reserved.

No patent rights or licenses to any circuits described in this document are implied or granted to any third party. pSemi's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the pSemi product could create a situation in which personal injury or death might occur. pSemi assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

The Peregrine Semiconductor name, Peregrine Semiconductor logo and UltraCMOS are registered trademarks and the pSemi name, pSemi logo, HaRP and DuNE are trademarks of pSemi Corporation in the U.S. and other countries.

pSemi products are protected under one or more of the following U.S. patents: <u>patents: patents: paten</u>

Document No. DOC-13014-6 UltraCMOS® RFIC Solutions