


# **Product Description**

The PE42552 RF Switch is designed for use in Test/ATE. cellular and other wireless applications. This broadband general purpose switch maintains excellent RF performance and linearity from DC through 7500 MHz. The PE42552 integrates on-board CMOS control logic driven by a single-pin, low voltage CMOS control input. It also has a logic select pin which enables changing the logic definition of the control pin. Additional features include a novel user defined logic table, enabled by the on-board CMOS circuitry. The PE42552 also exhibits outstanding isolation of 44 dB at 7500 MHz, fast settling time, and is offered in a tiny 3x3 mm QFN package.

The PE42552 is manufactured on Peregrine's UltraCMOS™ process, a patented variation of silicon-on-insulator (SOI) technology on a sapphire substrate, offering the performance of GaAs with the economy and integration of conventional CMOS.

Figure 1. Functional Diagram



# **Product Specification**

SPDT UltraCMOS™ RF Switch DC - 7500 MHz

#### **Features**

- HaRP™-Technology-Enhanced
  - Eliminates Cate and Phase Lag No insertion loss or phase drift
- Fast settling time High linearity: 65 dBm IIP3
- Low insertion loss: 0.65 dB at 3.0 GHz, .85 dB at 6.0 GHz, 1.0 at 7.5 GHz
- ligh isolation of 47 dB at 3.0 GHz, 44 dB at 7.5 GHz
- 1 dB compression point: -34.5 dBm typ.
- ogic Select pin to invert logic control High ESD: 1000 V HBN
- Absorptive switch
  - andard 3x3 mm QFN package

igure 2. Package Type 16-lead 3x3 mm QFN



Table 1. Target Electrical Specifications T 3.3V,  $V_{SS} = 0V / -3.3V$ 

Parameter	Conditions	Min	Typical	Max	Units
Operation Frequency MHz		9 kHz		7.5 GHz	
Insertion Loss	9 KHz 3000 MHz 6000 MHz		0.6 0.65 0.85	0.7 0.8 1.0	dB dB dB
	7500 MHz		1.0	1.22	dB
Isolation – RF1 to RF2	7500 MHz 7500 MHz	45 32 25	47 34 28		dB dB dB
Isolation – RFC to RFX	3000 MHz 6000 MHz 7500 MHz	44 49 37	47 55 44		dB dB dB
Return Loss	3000 MHz 6000 MHz 7500 MHz		20 25 15		dB dB dB
Settling Time	50% CTRL to 0.05 dB final value (-40 to +85 °C) Rising Edge 50% CTRL to 0.05 dB final value (-40 to +85 °C) Falling Edge		9 15	11 45	μs μs
Switching Time	50% CTRL to 90% or 10% of final value (-40 to +85 °C)		5	7	μs
nput 1 dB Compression 800 MHz 7500 MHz		32	34.5 34		dBm dBm
Input IP3	P3 7500 MHz		65		dBm
Input IP2	7500 MHz		100		dBm



Figure 3. Pin Configuration (Top View)




Table 2. Pin Descriptions

Pin No.	Pin Name	Description
2	RF1	RF Port 1
1, 3, 4, 5, 6, 8, 9, 10, 12	GND	Ground
7	RFC	RF Common
11	RF2	RF Port 2
13	V <sub>SS</sub>	Negative supply voltage or GND connection (Note 1)
14	CTRL	CMOS level:
15	LS	Logic Select - Used to determine the definition for the CTRL pin (see Table 5)
16	$V_{DD}$	Nominal 3.3 V supply connection

Note: 1. Use VSS (pin 13, VSS = -VDD) to bypass and disab internal negative voltage generator. Connect VS2 (VSS = 0V) to enable internal negative voltage nerator.

Table 3. Operating Ranges

Parameter	Min	Тур	Max	Units
V <sub>DD</sub> Positive Power Supply Voltage	3.0	3.3	3.6	V
V <sub>SS</sub> Negative Power Supply Voltage (external power supply used)	-3.6	3.3	-3.0	7
V <sub>SS</sub> Negative Power Supply Voltage (internal power supply used)	-0.1	0.0	0.0	6
I <sub>DD</sub> Power Supply Current (V <sub>SS</sub> = 0V, Temp = +85 °C)		15	120	μΑ
$I_{SS}$ Negative Supply $(V_{SS} = -V_{DD}, Temp = 25 °C)$		-10	9	μΑ
Control Voltage High	$0.7xV_{DD}$			V
Control Voltage Low	1	)	$0.3xV_{DD}$	V
$T_{OP}$ Operating temperature range	-40	25	85	°C
RF Power $In^{1}(P_{IN})$ : 9 kHz $\leq 1$ MHz 1 MHz $\leq$ 7.5 GHz			fig. 4,5 30	dBm dBm

Note: 1. Please consult low requency graphs on page 3 for recommended operating pow

# Moisture Sens

The Moi Sensitivity Level rating for the PE42552 in the 16-lead 3x3mm QFN package is MSL1.

©2008 Peregrine Semiconductor Corp. All rights reserved.

**Table 4. Absolute Maximum Ratings** 

Symbol	Parameter/Conditions	Min	Max	Units
$V_{DD}$	Power supply voltage	-0.3	4.0	V
Vı	Voltage on any input except for CTRL and LS inputs	-0.3	V <sub>DD</sub> + 0.3	V
V <sub>CTRL</sub>	Voltage on CTRL input		4.0	V
$V_{LS}$	Voltage on LS input		4.0	V
T <sub>ST</sub>	Storage temperature range	-65	150	°C
P <sub>IN</sub>	Input Power: 9 kHz ≤1 MHz 1 MHz ≤7.5 GHz		fig. 4,5 30	dBm dBm
V <sub>ESD</sub>	ESD voltage (HBM)   ESD voltage (Machine Model)		1000 100	V V

Note: 1. Human Body Model (HBM, ML\_STD 883 Method 3015.7)

Exceeding absolute maximum ratings may cause permanent damage. Operation should be restricted to the limits in the Operating Ranges table. between operating range maximum and absolute maximum for extended periods may reduce reliability.

# Electrostatic Discharge (ESD) Precautions

When handling this UltraCMOSV device, observe the same precautions that you would use with other ESDsensitive devices. Although this device contains ircuitry to protect it from damage due to ESD, autions should be taken to avoid exceeding the rating specified

#### atch-Up Av

ntional CMOS devices, UltraCMOS™ Unlike con devices are immune to latch-up.

Control Logic Truth Table

Ls	CTRL	RFC-RF1	RFC-RF2
0	0	off	on
0	1	on	off
1	0	on	off
1	1	off	on

## Logic Select (LS)

The Logic Select feature is used to determine the definition for the CTRL pin.

#### **Spurious Performance**

The typical spurious performance of the PE42552 is -116 dBm when VSS=0V (pin 13 = GND). If further improvement is desired, the internal negative voltage generator can be disabled by setting VSS = -VDD.

#### Switching Frequency


The PE42552 has a maximum 25 kHz switching rate when the internal negative voltage generator is used (pin 13=GND). The rate at which the PE42552 can be switched is only limited to the switching time (Table 1) if an external negative supply is provided at (pin13=VSS).



# Low Frequency Power Handling: $Z_L = 50\Omega$

Figure 4 provides guidelines of how to adjust the Vdd and input Power to the 42552 device. The upper limit curve represents the maximum Input Power vs Vdd recommended for this part.


Figure 4. Maximum Operating Power Limit vs. Vdd and Input Power @ 9 KHz



SWR condition To allow for sustained operation under any load power in 50 Oh max power should be kept 6dB lower than max

Figure 5 shows how the power limit in Figure 4 will increase with frequency. As the frequency increases, the contours and Maximum Power Limit Curve will increase with the increase in power handling shown on the curve.

Figure 5. Operating Power Offset vs. Frequency (Normalized to 9kHz)



#### Power Handling xamples

Maximum power handling at 100kHz, Z=50 Example 1: ohms. VSWR 1:1, and Vdd=3V

- te power handling offset for 100kHz from Fig. 5 is
- The max power handling at Vdd = 3V is 5.5dB from Fig. 4
- Derate power under mismatch conditions
- Total maximum power handling for this example is 10dB + 5.5dB = 15.5dBm





# Performance Plots: Temperature = 25 °C, V<sub>DD</sub> = 3.3 V unless otherwise indicated

Figure 6. Nominal Insertion Loss: RF1, RF2




Figure 7. Insertion Loss: RFX @ 3.3 V




Figure 8. Insertion Loss: RFX @ 25 °C




Figure 9. Isolation: Active Por to Isolated Port @ 3.3-V




Figure 10. Isolation. Active Port to Isolated Port @ 25 °C





Figure 11. Isolation: RFC to Isolated Port @ 3.3 V



©2008 Peregrine Semiconductor Corp. All rights reserved.

Document No. 70-0246-03

UltraCMOS™ RFIC Solutions



# Performance Plots: Temperature = 25 °C, V<sub>DD</sub> = 3.3 V unless otherwise indicated

Figure 12. Isolation: RFC to Isolated Port @ 25 °C




Figure 13. IIP3: Third Order Distortion from 10kHz - 7.5GHz




Figure 14. Return Loss at active port @ 25 °C





Figure 1 port @ 3.3 V





#### **Evaluation Kit**

The SPDT switch EK Board was designed to ease customer evaluation of Peregrine's PE42552. The RF common port is connected through a 50  $\Omega$ transmission line via the top SMA connector, J1. RF1, RF2, RF3 and RF4 are connected through 50  $\Omega$  transmission lines via SMA connectors J3, J5, J2 and J4, respectively. A through 50  $\Omega$ transmission is available via SMA connectors J6 and J7. This transmission line can be used to estimate the loss of the PCB over the environmental conditions being evaluated.

The evaluation kit board is constructed of four metal lavers. The dual clad top RF laver is Rogers RO4003 material with an 8 mil RF core and er = 3.55. The other two dielectric layers are FR4 for DC control and overall board strength with an cumulative board thickness of 60 mils. The RF transmission lines were designed using a Grounded co-planar waveguide with a linewidth of 15 mils and gap of 10 mils.

Figure 16. Evaluation Board Layouts

Peregrine Specification 101/0334





Figure 17. Evaluation chematic Peregrine Specificatio



©2008 Peregrine Semiconductor Corp. All rights reserved.



Figure 18. Package Drawing (mm)

16-lead 3x3 mm QFN






Figure 19. Tape and Reel Specifications

16-lead 3x3 mm QFN




Table 6. Ordering Information

<b>Order Code</b>	<b>Part Marking</b>	1	Description	Package	<b>Shipping Method</b>
PE42552MLIB	42552	PE	42552G-16QFN 3x3mm-75A	Green 16-lead 3x3mm QFN	Bulk or tape cut from reel
PE42552MLIB-Z	42552	PE4	12552G-16QFN 3x3mm-3000C	Green 16-lead 3x3mm QFN	3000 units / T&R
EK42552-02	PE42552-EK	F	PE42552-16QFN 3x3mm-EK	Evaluation Kit	1 / Box



©2008 Peregrine Semiconductor Corp. All rights reserved.



# Sales Offices

#### The Americas

#### Peregrine Semiconductor Corporation

9380 Carroll Park Drive San Diego, CA 92121 Tel: 858-731-9400 Fax: 858-731-9499

#### Europe

# **Peregrine Semiconductor Europe**

**Bâtiment Maine** 13-15 rue des Quatre Vents F-92380 Garches, France Tel: +33-1-4741-9173 Fax: +33-1-4741-9173

#### Hi-Rel and Defense Products

#### Americas:

Tel: 858-731-9453 Europe, Asia Pacific: 180 Rue Jean de Guiramand 13852 Aix-En-Provence Cedex 3, France Tel: +33-4-4239-3361

ease refer to our ite at: www.psemi.com For a list of representatives in your area.

#### Data Sheet Identification

#### Advance Information

Fax: +33-4-4239-7227

The product is in a formative ign stage The data sheet contains design target sp product fications development. pecification and nay change in any manner without notice.

#### Preliminary Specification

The data sheet co minary data. Additi hal data may be added at a later date. Pereurine reserves the right to change specifications at any time hout notice in order to supply the best possible spoduct.

## Product Specification

The data sheet contains final data. In the event Peregrine decides to change he specifications, Peregrine will notify customers of the intended changes by issuing a DCN nange Notice). (Documer

## Peregrine Semiconductor, Asia Pacific (APAC)

Shanghai, 200040, P.R. China Tel: +86-21-5836-8276 Fax: +86-21-5836-7652

#### Peregrine Semiconductor, Kore

#B-2607, Kolon Tripolis, 210 Geumgok-dong, Bundang-gu, Gyeonggi-do, 463-942 South Kore

Tel: +82-31-728-39 Fax: +82-31-728

#### Peregrine Semiconductor K.K., Japan

Teikoku L otel Tower 10B-6 risaiwai-cho, Chiyoda-1-1-1 և 0 100-0011 Japan

Toky Tel: -5211 502-521

The information in this data sheet is believed to be reliable. lowever, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

No patent rights or licenses to any circuits described in this data sheet are implied or granted to any third party.

Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

The Peregrine name, logo, and UTSi are registered trademarks and UltraCMOS, HaRP, MultiSwitch and DuNE are trademarks of Peregrine Semiconductor Corp.