

Product Description

Product Specification

PE43701

50 Ω RF Digital Attenuator 7-bit, 31.75 dB, 9 kHz - 4.0 GHz

Features


- HaRP[™]-enhanced UltraCMOS[™] device
- Attenuation: 0,25 dB steps to 31.75 dB
- High Linearity: Typical +59 dBm IIP3
 - Excellent low-frequency performance
- 3.3 V or 5.0 V Power Supply Voltage
- Fast switch settling time
 - Programming Modes:
 - Direct Parallel
 - Latched Parallel
 - Serial-Addressable: Program up to eight addresses 000 - 111
 - High-attenuation state @ power-up (PUP)
- CMOS Compatible
 - No DC blocking capacitors required
 - ackaged in a 32-lead 5x5x0.85 mm QFN

The PE43701 is a HaRPTM-enhanced, high linearity, 7-bit RF Digital Step Attenuator (DSA). This highly versatile DSA covers a 31.75 dB attenuation range in 0.25 dB steps. The Peregrine 50 Ω RF DSA provides a parallel or serialaddressable CMOS control interface. It maintains high attenuation accuracy over frequency and temperature and exhibits very low insertion loss and low power consumption. Performance does not change with V_{DD} due to on-board regulator. This next generation Peregrine DSA is available in a 5x5 mm 32-lead QFN footprint.

The PE43701 is manufactured on Peregrine's UltraCMOS™ process, a patented variation of silicon-on-insulator (SOI) technology on a sapphire substrate, offering the performance of GaAs with the economy and integration of conventional CMOS.

Figure 1. Package Type

32-lead 5x5x0.85 mm QFN Package



Á1

Document No. 70-0243-06 | www.psemi.com

Á2

©2008-2009 Peregrine Semiconductor Corp. All rights reserved.

Ē/Ś




Table 1. Electrical Specifications @ $+25^{\circ}$ C, V_{DD} = 3.3 V or 5.0 V

Parameter	Test Conditions	Frequency	Min	Typical	Max	Units
Frequency Range			9 kHz		4.0	GHz
Attenuation Range	0.25 dB Step			0 – 31.75		dB
Insertion Loss		9 kHz ≤4 GHz		1.9	2.4	dB
Attenuation Error	0 dB - 7.75 dB Attenuation settings 8 dB - 31.75 dB Attenuation settings 0 dB - 31.75 dB Attenuation settings	9 kHz < 3 GHz 9 kHz < 3 GHz 3 GHz ≤4 GHz			$\pm (0.2+1.5\%)$ $\pm (0.15+4\%)$ $\pm (0.25+4.5\%)$	dB dB dB
Return Loss		9 kHz - 4 GHz		18		dB
Relative Phase	All States	9 kHz - 4 GHz		44		deg
P1dB (note 1)	Input	20 MHz - 4 GHz	30	32		dBm
IIP3	Two tones at +18 dBm, 20 MHz spacing	20 MHz - 4 GHz		59		dBm
Typical Spurious Value		1MHz		-110		dBm
Video Feed Through				10		mVpp
Switching Time	50% DC CTRL to 10% / 90% RF			650		ns
RF Trise/Tfall	10% / 90% RF			400		ns
Settling Time	RF settled to within 0.05 dB of final value RBW = 5 MHz, Averaging ON.			4	5	μs

Note 1. Please note Maximum Operating Pin (50 Ω) of +23dBm as shown in Table 3.


Performance Plots



©2008-2009 Peregrine Semiconductor Corp. All rights reserved.

Document No. 70-0243-06 UltraCMOS™ BEIC Solutions










Figure 14. Attenuation Error vs. Attenuation

©2008-2009 Peregrine Semiconductor Corp. All rights reserved.

UltraCMOS[™] RFIC Solutions Document No. 70-0243-06



Figure 18. Pin Configuration (Top View)




Table 2. Pin Descriptions

Pin Name

N/C

Pin No.

1

Electrostatic Discharge (ESD) Precautions

When handling this UltraCMOS[™] device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the specified rating.

Latch-Up Avoidance

Unlike conventional CMOS devices. UltraCMOS™ devices are immune to latch-up.

Moisture Sensitivity Level

The Moisture Sensitivity Level rating for the PE43701 in the 5x5 QFN package is MSL1.

Switching Frequency

The PE43701 has a maximum 25 kHz switching rate. Switching rate is defined to be the speed at which the DSA can be toggled across alternuation states.

Exposed Solder Pad Connection

The exposed solder pad on the bottom of the package must be grounded for proper device operation.

	11/0	
2	V _{DD}	Power supply pin
3	₽/S	Serial/Parallel mode select
4	A0	Address Bit A0 connection
5, 6, 8-17, 19, 20	GND	Ground
7	RF1	RF1 port
18	RF2	RF2 port
21	A2	Address Bit A2 connection
22	A1	Address Bit A1 connection
23	LE	Serial interface Latch Enable input
24	CLK	Serial interface Clock input
25	SI	Selial interface Data input
26	C16 (D6)	Parallel control bit, 16 dB
27	C8 (D5)	Parallel control bit, 8 dB
28	C4 (D4)	Parallel control bit, 4 dB
29	C2 (D3)	Parallel control bit, 2 dB
30	C1 (D2)	Rarallel montrol bit, 1 dB
31	C0.5 (D1)	Parahel control bit, 0.5 dB
32	C0.25 (D0)	Parallel control bit, 0.25 dB
Paddle	GND	Ground for proper operation
Nata: Craund		CO C4 C9 C16 if not in upo

No Connect

Description

Note: Ground C0.25, C0.5, C1, C2, C4, C8, C16 if not in use.

Document No. 70-0243-06 | www.psemi.com



Table 3. Operating Ranges

Parameter	Min	Тур	Max	Units
V _{DD} Power Supply Voltage	3.0	3.3		V
V _{DD} Power Supply Voltage		5.0	5.5	V
IDD Power Supply Current		70	350	μA
Digital Input High	2.6		5.5	V
P _{IN} Input power (50Ω): 9 kHz <i>≤</i> 20 MHz 20 MHz <i>≤</i> 4 GHz			See <i>fig. 19</i> +23	dBm dBm
T _{OP} Operating temperature range	-40	25	85	°C
Digital Input Low	0		1	V
Digital Input Leakage ¹			15	μA


Note 1. Input leakage current per Control pin

Table 4.	Absolute	Maximum	Ratings
----------	----------	---------	---------

Symbol	Parameter/Conditions	Min	Max	Units
V _{DD}	Power supply voltage	-0.3	6.0	V
VI	Voltage on any Digital input	-0.3	5.8	V
P _{IN}	Input power (50Ω) 9 kHz ≤20 MHz 20 MHz ≤4 GHz		See <i>fig. 19</i> +23	dBm dBm
T _{ST}	Storage temperature range	-65	150	°C
V _{ESD}	ESD voltage (HBM) ¹ ESD voltage (Machine Model)		500 100	V V

Note: 1. Human Body Model (HBM, MIL_STD 883 Method 3015.7)

Exceeding absolute maximum ratings may cause permanent damage. Operation should be restricted to the limits in the Operating Ranges table. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.



©2008-2009 Peregrine Semiconductor Corp. All rights reserved.

Document No. 70-0243-06 | UltraCMOS™ RFIC Solutions



Table 5. Control Voltage

State	Bias Condition
Low	0 to +1.0 Vdc at 2 μA (typ)
High	+2.6 to +5 Vdc at 10 μA (typ)

Table 6. Latch and Clock Specifications

Latch Enable	Shift Clock	Function
0	↑	Shift Register Clocked
ſ	х	Contents of shift register transferred to attenuator core

Table 7. Parallel Truth Table

Table 8. Address Word Truth Table

		Α	ddres	s Word	ł			
A7 (MSB)	A6	A5	A 4	A3	A2	A1	A0	Address Setting
Х	Х	Х	Х	Х	L	L	L	000
х	Х	Х	Х	Х	L	L	Н	001
х	Х	Х	Х	Х	L	н	L	010
х	Х	Х	Х	Х		Н	н	011
Х	Х	Х	Х	X	н		L	100
Х	Х	Х	Х	X		7	н	101
Х	Х	Х	X	х	H	н	_	110
Х	Х	X		х	Н		Н	111

Table 9. Attenuation Word Truth Table

	I	Parallel	Contro	ol Settir	ıg		Attenuation	n			Atte	nuatio	on Wo	ord			Attenu	
D6	D5	D4	D3	D2	D1	D0	Setting RF1-RF2		D7	D6	Dő	D4	D3	D2	D 1	D0 (LSB)	Setti RF1-	
L	L	L	L	L	L	L	Reference I.L		L	L		-	L		-	L	Referen	ce I.L.
L	L	L	L	L	L	Н	0.25 dB		L	L		L	Ŀ		L	н	0.25	dB
L	L	L	L	L	н	L	0.5 dB			L		L	P	7	н	L	0.5	dB
L	L	L	L	н	L	L	1 dB				L	1	V	Н	L	L	1 d	В
L	L	L	н	L	L	L	2 dB		L	L			H	L	L	L	2 d	В
L	L	н	L	L	L	L	4 dB		L	L		н	L	L	L	L	4 d	В
L	Н	L	L	L	L	L	8 dB		L	L		L	L	L	L	L	8 d	В
Н	L	L	L	L	L	F	16 dB		L		L	L	L	L	L	L	16 0	βB
Н	н	Н	Н	Н	Н		31.75 dB			н	н	н	н	н	н	н	31.75	i dB
Fable	e 10.	Seria	al-Add	dress	able	Regist	er Map Bits can eith	her be set	to logic h	igh or lo	gic low							
	e 10. ^{last in)}		al-Add	dress	able I	Regist				igh or lo	gic low						LSB (first ir ↓
			Q13	dress Q12	Q11		Bits can eith			igh or los Q6	gic low	Q	4	Q3	G	22	LSB (first ir ↓ Q0
/ISB (I ↓	last in)	14					Bits can eith D7 must be 0 0 09	set to logi	ic low		T			Q3 D3	-	32		¥
MSB (I ↓ Q15	last in)	14	Q13 A5	Q12	Q11		Bits can eith D7 must be 0 0 09	set to logi Q8	ic low Q7	Q6	Q5	D	4		C		Q1	↓ Q0
MSB (I Q15 A7	last in)	n Wo s 3:	a13 Ab rd to d	Q12 04 Addres	q11 A3 as Wor ad dire XXX0 Multi	ectly fro	Bits can eith Drimust be 0 09 2 A1	enuation	ic low Q7 D7	Q6 D6	Q5 D5	Atte	4 nuat	D3 tion W	/ord	18.2	Q1 D1	Q0 D0



Programming Options

Parallel/Serial-Addressable Selection

Either a parallel or serial-addressable interface can be used to control the PE43701. The \overline{P}/S bit provides this selection, with $\overline{P}/S=LOW$ selecting the parallel interface and $\overline{P}/S=HIGH$ selecting the serialaddressable interface.

Parallel Mode Interface

The parallel interface consists of seven CMOScompatible control lines that select the desired attenuation state, as shown in *Table 7*.

The parallel interface timing requirements are defined by *Fig. 21* (Parallel Interface Timing Diagram), *Table 12* (Parallel Interface AC Characteristics), and switching speed (*Table 1*).

For *latched*-parallel programming the Latch Enable (LE) should be held LOW while changing attenuation state control values, then pulse LE HIGH to LOW (*per Fig. 21*) to latch new attenuation state into device.

For *direct* parallel programming, the Latch Enable (LE) line should be pulled HIGH. Changing attenuation state control values will change device state to new attenuation. Direct Mode is ideal for manual control of the device (using hardwire switches, or jumpers).

Serial-Addressable Interface

The serial-addressable interface is 16-bit serial-in, parallel-out shift register buffered by a transparent latch. The 16-bits make up two words comprised of 8-bits each. The first word is the Attenuation Word which controls the state of the . The second word is the Address Word, which is compared to the static (or programmed) logical states of the A0, A1 and A2 digital inputs. If there is an address match, the DSA changes state; otherwise its current state will remain unchanged. Fig. 20 Hustrates an example timing diagram for programming a state. It is required that all parallel control inputs be grounded when the DSA is used in serialaddressable Mode

The serial-addressable interface is controlled using three CMOS-compatible signals: Serial-In (SI), Clock (CLK) and Latch Enable (LE). The SI and CLK inputs allow data to be serially entered into the shift register. Serial data is clocked in LSB first, beginning with the Attenuation Word.

The shift register must be loaded while LE is held LOW to prevent the attenuator value from changing as data is entered. The LE input should then be toggled HIGH and brought LOW again, latching the new data into the DSA. Address word and attenuation word truth tables are listed in *Table 8 & Table 9*, respectively. A programming example of the serial-addressable register is illustrated in *Table 10*. The serial-addressable timing diagram is illustrated in *Fig. 20*.

Power-up Control Settings

The PE43701 will always initialize to the n aximum attenuation setting (31.75 dB) on power-up for both the serial-addressable and latched-parallel modes of operation and will remain in this setting until the user latches in the next programming word. In directparallel mode, the DSA can be preset to any state vithin the 31.75 dB range by pre-setting the parallel trol pins prior to power-up. In this mode, there is a 400-us delay between the time the DSA is powered-up to the time the desired state is set. During this power-up delay, the device attenuates to the maximum attenuation setting (31.45 dB) before defaulting to the user defined state If the control pins are left floating in this mode during power-up, the device will default to the minimum attenuation setting (insertion loss state).

Dynamic operation between serial-addressable and parallel programming modes is possible.

If the DSA powers up in serial-addressable mode (\overline{P} / S = HIGH), all the parallel control inputs DI[6:0] must be set to logic low. Prior to toggling to parallel mode, the DSA *must* be programmed serially to ensure D[7] is set to logic low.

If the DSA powers up in either latched or directparallel mode, all parallel pins DI[6:0] must be set to logic low prior to toggling to serial-addressable mode ($\overline{P}/S = HIGH$), and *held* low until the DSA has been programmed serially to ensure bit D[7] is set to logic low.


The sequencing is only required once on powerup. Once completed, the DSA may be toggled between serial-addressable and parallel programming modes at will.

©2008-2009 Peregrine Semiconductor Corp. All rights reserved.

Document No. 70-0243-06 | UltraCMOS™ RFIC Solutions







Document No. 70-0243-06 | www.psemi.com



Evaluation Kit

The Digital Attenuator Evaluation Kit board was designed to ease customer evaluation of the PE43701 Digital Step Attenuator.

Direct-Parallel Programming Procedure For automated direct-parallel programming, connect the test harness provided with the EVK from the parallel port of the PC to the J1 & Serial header pin and set the D0-D6 SP3T switches to the 'MIDDLE' toggle position. Position the Parallel/ Serial (\overline{P} /S) select switch to the Parallel (or left) position. The evaluation software is written to operate the DSA in either Parallel or Serial-Addressable Mode. Ensure that the software is set to program in *Direct-Parallel* mode. Using the software, enable or disable each setting to the desired attenuation state. The software automatically programs the DSA each time an attenuation state is enabled or disabled.


For manual direct-parallel programming, disconnect the test harness provided with the EVK from the J1 and Serial header pins. Position the Parallel/Serial (\overline{P}/S) select switch to the Parallel (or left) position. The LE pin on the Serial header must be tied to V_{DD}. Switches D0-D6 are SP3T switches which enable the user to manually program the parallel bits. When any input D0-D6 is toggled 'UP', logic high is presented to the parallel input. When toggled 'DOWN', logic low is presented to the parallel input. Setting D0-D6 to the MIDDLE' toggle position presents an OPEN, which forces an on-chip logic low. Table 9 depicts the parallel programming truth table and *Fig. 21* illustrates the parallel programming timing diagram.

Latched-Parallel Programming Procedure For automated latched-parallel programming, the procedure is identical to the direct-parallel method. The user only must ensure that *Latched-Parallel* is selected in the software.

For manual latched-parallel programming, the procedure is identical to direct-parallel except now the LE pin on the Serial header must be logic low as the parallel bits are applied. The user must then pulse LE from 0 v to V_{DD} and back to 0V to latch the programming word into the DSA. LE must be logic low prior to programming the next word.

Figure 22. Evaluation Board Layout

Peregrine Specification 101-0312




Note: Reference Fig. 23 for Evaluation Board Schematic

Serial-Addressable Programming Procedure Position the Parallel/Serial (P/S) select switch to the Serial (or right) position. Prior to programming, the user must define an address setting using the ADD header pin. Jump the middle pins on the ADD header A0-A2 (or lower) row of pins to set logic high, or jump the middle pins to the upper row of pins to set logic low. If the ADD pins are left open, then 000 become the default address. The evaluation software is written to operate the DSA in either Parallel or Serial-Addressable Mode. Ensure that the software is set to program in Serial-Addressable mode. Using the software, enable or disable each setting to the desired attenuation state. The software automatically programs the DSA each time an attenuation state is enabled or disabled.



Figure 23. Evaluation Board Schematic


Peregrine Specification 102-0381



Logo updated under non-rev change. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com



Figure 25. Tape and Reel Drawing



PE43701M

PE43701MLI-

EK43701-0

4

43701

43701

©2008-2009 Peregrine Semiconductor Corp. All rights reserved.

Logo updated under non-rev change. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com

Green 32-lead 5x5mm QFN

Green 32-lead 5x5mm QFN

Evaluation Kit

Document No. 70-0243-06

Bulk or tape cut from reel

3000 units / T&R

1 / Box

UltraCMOS[™] RFIC Solutions

PE43701 G - 32QFN 5x5mm-75A

PE43701 G - 32QFN 5x5mm-3000C

PE43701 G - 32QFN 5x5mm-EK



Sales Offices

The Americas

Peregrine Semiconductor Corporation

9380 Carroll Park Drive San Diego, CA 92121 Tel: 858-731-9400 Fax: 858-731-9499

Europe

Peregrine Semiconductor Europe

Bâtiment Maine 13-15 rue des Quatre Vents F-92380 Garches, France Tel: +33-1-4741-9173 Fax : +33-1-4741-9173

High-Reliability and Defense Products

Americas San Diego, CA, USA Phone: 858-731-9475 Fax: 848-731-9499 Peregrine Semiconductor, Korea #B-2607, Kolon Tripolis, 210 Geumgok-dong, Bundang-gu, Seongnam-si Gyeonggi-do, 463-942 South Korea Tel: +82-31-728-3939

Peregrine Semiconductor, Asia Pacific (APAC)

Fax: +82-31-728-3940

Fax: +86-21-5836-7652

Shanghai, 200040, P.R. China Tel: +86-21-5836-8276

Peregrine Semiconductor K.K., Japan

Teikoku Hotel Tower 10B-6 1-1-1 Uchisaiwai-oho, Chiyoda-ku Tokyo 100-0011 Japan Tel: +81-3-3502-5211 Fax: +81-3-3502-5213

Europe/Asia-Pacific Aix-En-Provence Cedex 3, France Phone: +33-4-4239-3361 Fax: +33-4-4239-7227

For a list of representatives in your area, please refer to our Web site at: www.psemi.com

Data Sheet Identification

Advance Information

The product is in a formative or design stage. The data sheet contains design target specifications for product development. Specifications and features may onange in any manner without notice.

Preliminary Specificati

The data sheet contains preliminary data Additional data may be added at a later date. Peregine reserves the right to change specifications at any time without notice in order to supply the best possible product.

Product Specification

The data sheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a CNF (Customer Notification Form).

The information in this data sheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

No patent rights or licenses to any circuits described in this data sheet are implied or granted to any third party.

Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

The Peregrine name, logo, and UTSi are registered trademarks and UltraCMOS, HaRP, MultiSwitch and DuNE are trademarks of Peregrine Semiconductor Corp.

Document No. 70-0243-06 | www.psemi.com