

The PE43703 is a HaRP[™]-enhanced, high linearity, 7-bit RF Digital Step Attenuator (DSA). This highly versatile DSA

covers a 31.75 dB attenuation range in 0.25 dB, 0.5 dB, or 1.0

associated specifications are best suited for their application. The Peregrine 50Ω RF DSA provides multiple CMOS control interfaces and an optional external Vss feature. It maintains

high attenuation accuracy over frequency and temperature and

regulator. This next generation Peregrine DSA is available in a

exhibits very low insertion loss and low power consumption.

The PE43703 is manufactured on Peregrine's UltraCMOS™

technology on a sapphire substrate, offering the performance of GaAs with the economy and integration of conventional

process, a patented variation of silicon-on-insulator (SOI)

Performance does not change with V_{DD} due to on-board

dB steps. The customer can choose which step size and

Product Description

5x5 mm 32-lead QFN footprint.

Figure 1. Package Type

32-lead 5x5x0.85 mm QFN Package

CMOS.

Product Specification PE43703

50 Ω RF Digital Attenuator 7-bit, 31.75 dB, 9 kHz - 6000 MHz Vss_{EXT} option

Features

- HaRP™-enhanced UltraCMOS™ device
- Attenuation options: 0.25 dB, 0.5 dB, or 1.0 dB steps to 31.75 dB
 - 0.25 dB monotonicity for ≤4.0 GHz
 0.5 dB monotonicity for ≤5.0 GHz
 1 dB monotonicity for ≤6.0 GHz

High Linearity: Typical +59 dBm IIP3

- Excellent low-frequency performance
- Optional External Vsc Control (Vss_{EXT})
- 3.3 V of 5.0 V Power Supply Voltage
- Fast switch settling time
- Programming Modes:
 - Direct Parallel
 - Latched Parallel
 - Serial-Addressable: Program up to cignt addresses 000 - 111
- High-attenuation state @ power-up (PUP)
- CMOS Compatible
- No DC blocking capacitors required

Figure 2. Functional Schematic Diagram







Table 1. Electrical Specifications: 0.25 dB steps @ +25°C, V_{DD} = 3.3 V or 5.0 V, Vss_{EXT} = -2.7 V or GND

Parameter	Test Conditions	Frequency	Min	Typical	Max	Units
Frequency Range			9 kHz		4000 MHz	
Attenuation Range	0.25 dB Step			0 – 31.75		dB
Insertion Loss		9 kHz \leq 4 GHz		1.9	2.4	dB
Attenuation Error	0 dB - 7.75 dB Attenuation settings 8 dB - 31.75 dB Attenuation settings 0 dB - 31.75 dB Attenuation settings	9 kHz < 3 GHz 9 kHz < 3 GHz 3 GHz < 4 GHz			$\pm (0.2+1.5\%)$ $\pm (0.15+4\%)$ $\pm (0.25+4.5\%)$	dB dB dB
Return Loss		9 kHz - 4 GHz		18		dB
Relative Phase	All States	9 kHz - 4 GHz		33		deg
P1dB (note 1)	Input	20 MHz - 4 GHz	30	32		dBm
IIP3	Two tones at +18 dBm, 20 MHz spacing	20 MHz - 4 GHz		59		dBm
Typical Spurious Value ²	Vss _{EXT} grounded	1 MHz		-110		dBm
Video Feed Through				10		mVpp
Switching Time	50% DC CTRL to 10% / 90% RF			650		ns
RF Trise/Tfall	10% / 90% RF		•	400	ら	ns
Settling Time	RF settled to within 0.05 dB of final value. RBW = 5 MHz, Averaging ON.			4	25	μs

1. Please note Maximum Operating Pin (50 Ω) of +23dBm as shown in Table 5. Notes: 2. To prevent negative voltage generator spurs, supply -2.7 volts to Vss_{EXT}.

Performance Plots, 0.25 dB step

Figure 3. 0.25 dB Step Attenuation*



©2008-2009 Peregrine Semiconductor Corp. All rights reserved.

2000

Frequency (MHz)

3000

1000

0

4000

-1.5

0.0

4.0

8.0

Document No. 70-0245-05

12.0

20.0

16.0

Attenuation Setting (dB)

24.0

UltraCMOS[™] RFIC Solutions


28.0

32.0


Parameter	Test Conditions	Frequency	Min	Typical	Max	Units
Frequency Range			9 kHz		5000 MHz	
Attenuation Range	0.5 dB Step			0 – 31.5		dB
Insertion Loss		9 kHz <i>≤</i> 5 GHz		2.0	2.6	dB
Attenuation Error	0 dB - 31.5 dB Attenuation settings 0 dB - 16.5 dB Attenuation settings 17 dB - 31.5 dB Attenuation settings	9 kHz < 4 GHz 4 ≤5 GHz 4 ≤5 GHz			±(0.25+4.5%) ±(0.3+5%) ±(1.3+0%)	dB dB dB
Return Loss		9 kHz - 5 GHz		18		dB
Relative Phase	All States	9 kHz - 5 GHz		56		deg
P1dB (note 1)	Input	20 MHz - 5 GHz	30	32		dBm
IIP3	Two tones at +18 dBm, 20 MHz spacing	20 MHz - 5 GHz		57		dBm
Typical Spurious Value ²	Vss _{EXT} grounded	1 MHz		-110		dBm
Video Feed Through				10		mVpp
Switching Time	50% DC CTRL to 10% / 90% RF			650	C	ns
RF Trise/Tfall	10% / 90% RF			400	\sim	ns
Settling Time	RF settled to within 0.05 dB of final value. RBW = 5 MHz, Averaging ON.			4	25	μs

Notes: 1. Please note Maximum Operating Pin (50Ω) of +23dBm as shown in Table 5. 2. To prevent negative voltage generator spurs, supply -2.7 volts to Vss_{EXT}.

Performance Plots, 0.5 dB step



0.5dB S 1dB State 2dB State 8dB State 31.5dB Stat dB St 1.5 1.0 Attenuation Error (dB) 0.5 0.0 -0.5 -1.0 -1.5 0 2000 3000 4000 5000 Frequency (MHz) Document No. 70-0245-05 www.psemi.com



^{©2008-2009} Peregrine Semiconductor Corp. All rights reserved.



PE43703



Table 3. Electrical Specifications: 1 dB steps @ +25°C, V_{DD} = 3.3 V or 5.0 V, Vss_{EXT} = -2.7 V or GND

Parameter	Test Conditions	Frequency	Min	Typical	Max	Units
Frequency range			9 kHz		6000 MHz	
Attenuation Range	1 dB Step			0 - 31		dB
Insertion Loss		9 kHz ≤6 GHz		2.3	2.8	dB
Attenuation Error	0 dB - 31 dB Attenuation settings 0 dB - 12 dB Attenuation settings 13 dB - 31 dB Attenuation setting 0 dB - 31 dB Attenuation settings	9 kHz – 4 GHz 4 GHz ≤6 GHz 4 GHz ≤6 GHz 4 GHz ≤6 GHz 4 GHz ≤6 GHz			±(0.25+4.5%) +0.4+8% +1.4+0% -0.2-3%	dB dB dB dB
Return Loss		9 kHz - 6 GHz		18		dB
Relative Phase	All States	9 kHz - 6 GHz		74		deg
P1dB (note 1)	Input	20 MHz - 6 GHz	30	32		dBm
IIP3	Two tones at +18 dBm, 20 MHz spacing	20 MHz - 6 GHz		53		dBm
Typical Spurious Value ²	Vss _{EXT} grounded	1 MHz		-110		dBm
Video Feed Through				10		mVpp
Switching Time	50% DC CTRL to 10% / 90% RF			650		ns
RF Trise/Tfall	10% / 90% RF			400	5	ns
Settling Time	RF settled to within 0.05 dB of final value. RBW = 5 MHz, Averaging ON.			4	25	μs

1. Please note Maximum Operating Pin (50Ω) of +23dBm as shown in Table 5. Notes: 2. To prevent negative voltage generator spurs, supply -2.7 volts to Vss_{EXT}.


Performance Plots, 1 dB step ctual vs. Ideal Attenuation dB/Step, Figure 11. 1 dB Step Attenuation ure 900 MHz 4000 MHz 1800 MHz 5000 MHz 200 MHz 2200 MHz 3000 MHz 6000 MHz 35 30 0.5 200 MHz (g b Step Attenuation (dB) 00 MHz 25 DO MH 0 -0.5 5 0 -1 0 20 35 0 5 10 15 25 30 At Ideal Attenuation (dB) below -1 eld so long as *Monotonicity is o-Atte ation no Figure 13. dB Major S te Bit E Figure 14. 1 dB Attenuation Error B State 200 MHz 900 MHz 1800 MHz 2200 MHz 6dB State 1.5 1.5 1.0 1.0 Attenuation Error (dB) 0.5 0.5 Bit Error (dB) 0.0 0.0 -0.5 -0.5 -1.0 -1.0 -1.5 -1.5 0 8 12 16 20 24 28 32 4 2000 3000 4000 6000 0 5000 Attenuation Setting (dB) Frequency (MHz)

©2008-2009 Peregrine Semiconductor Corp. All rights reserved.

Document No. 70-0245-05


UltraCMOS[™] RFIC Solutions





Logo updated under non-rev change. Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com





^{©2008-2009} Peregrine Semiconductor Corp. All rights reserved.

Document No. 70-0245-05 | UltraCMOS™ RFIC Solutions



Figure 27. Pin Configuration (Top View)




Table 4. Pin Descriptions

	Description	
N/C	No Connect	
V _{DD}	Power supply pin	
₽/S	Serial/Parallel mode select	
A0	Address Bit A0 connection	
GND	Ground	
GND	Ground	
RF1	RF1 port	
GND	Ground	
RF2	RF2 port	-
GND	Ground	
Vss _{ext}	External Vss Control	
A2	Address Bit A2 connection	
Al	Address Bit A1 connection	
LE	Serial Interface Latch Epable input	
CLK	Serial interface Clock input	
2	Serial interface Data input	
C16 (D6)	Parallel control bit, 16 dB	
C8 (D5)	Parallel control bit, 8 dB	
C4 (D4)	Parallel control bit, 4 dB	
C2 (D3)	Parallel control bit, 2 dB	
C1 (D2)	Parallel control bit, 1 dB	
C0.5 (D1)	Parallel control bit, 0.5 dB	
C0.25 (D0)	Parallel control bit, 0.25 dB	
GND	Ground for proper operation	
	V _{DD} P/S A0 GND GND RF1 GND RF2 GND Vss _{EXT} A2 A1 LE CLK S1 C16 (D0) C8 (D5) C4 (D4) C2 (D3) C1 (D2) C0.5 (D4) C0.5 (D4)	VDDPower supply pinP/SSerial/Parallel mode selectA0Address Bit A0 connectionGNDGroundGNDGroundGNDGroundRF1RF1 portGNDGroundRF2RF2 portGNDGroundVssextExternal Vss ControlA2Address Bit A2 connectionA1Address Bit A1 connectionLESerial interface Latch Epable inputCLKSerial interface Data inputC16 (D6)Parallel control bit 16 dBC8 (D5)Parallel control bit 16 dBC4 (D4)Parallel control bit, 2 dBC1 (D2)Parallel control bit, 1 dBC0.5 (D4)Parallel control bit, 0.5 dBC0.5 (D4)Parallel control bit, 0.25 dB

Note: Ground C0.25, C0.5, C1 C2, C4, C8, C16 if not in use.

Electrostatic Discharge (ESD) Precautions

When handling this UltraCMOS[™] device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the specified rating.

Latch-Up Avoidance

Unlike conventional CMOS devices, UtraCMOS™ devices are immune to latch-up.

Optional External Vss Control (Vssext

For proper operation, the Vss_{EXT} control must be grounded or at the Vss voltage specified in the Operating Ranges table. When the Vss_{EXT} control pin on the package is grounded the switch PET's are biased with an internal low spur negative voltage generator. For applications that require the lowest possible spur performance, Vss_{EXT} can be applied to bypass the internal negative voltage generator to eliminate the spurs.

Switching Frequency

The PE43703 bas a maximum 25 kHz switching rate when Vss_{EXT} is grounded. Switching rate is defined to be the speed at which the DSA can be toggled across attenuation states.

Moisture Sensitivity Level

The Moisture Sensitivity Level rating for the PE43703 in the 5x5 QFN package is MSL1.

Exposed Solder Pad Connection

The exposed solder pad on the bottom of the package must be grounded for proper device operation.

Document No. 70-0245-05 | www.psemi.com



Table 5. Operating Ranges

Parameter	Min	Тур	Max	Units
V _{DD} 3.3 V Power Supply Voltage	3.0	3.3	3.6	V
V _{DD} 5.0 V Power Supply Voltage	4.5	5.0	5.5	V
Vss _{EXT} Negative Power Supply Voltage ¹	-3.0	-2.7	-2.4	v
IDD Power Supply Current		70	350	μA
Digital Input High	2.6		5.5	V
P _{IN} Input power (50Ω): 9 kHz ≤20 MHz 20 MHz ≤6 GHz			See <i>fig. 28</i> +23	dBm dBm
T _{OP} Operating temperature range	-40	25	85	°C
Digital Input Low	0		1	V
Digital Input Leakage			15	μA

Note: 1. Applied only when external VSS power supply used. Pin 20 must be grounded when using internal Vss supply


Symbol	Parameter/Conditions	Min	Max	Units
V _{DD}	Power supply voltage	-0.3	6.0	V
Vss _{EXT}	Vss External Negative Power Supply Voltage (optional)	-4.0	0.3	v
VI	Voltage on any Digital input	0.3	5.8	V
P _{IN}	Input power (50Ω) 9 kHz <i>≤</i> 20 MHz 20 MH2 ≤8 GHz		See fig. 28 +23	dBm dBm
T _{ST}	Storage temperature range	-65	150	°C
V _{ESD}	ESD voltage (HBM) ¹ ESD voltage (Machine Model)		500 100	V V

Table 6. Absolute Maximum Ratings

Note: 1. Human Body Model (HBM, MIL_STD 883 Method 3015.7)

ding ab ute maximum rating Exq may 🕻 ause permanent amage. Operation s hould e restricted to the limits in the Operating Ranges table. Operation between on and absolute atin range r kimun maximum fo nay reduce reliability. inded perio

Figure 28. Maximum Power Handling Capability: $Z_0 = 50 \Omega$



©2008-2009 Peregrine Semiconductor Corp. All rights reserved.

Document No. 70-0245-05 | UltraCMOS™ RFIC Solutions



Table 7. Control Voltage

State	Bias Condition
Low	0 to +1.0 Vdc at 2 μA (typ)
High	+2.6 to +5 Vdc at 10 μA (typ)

Table 8. Latch and Clock Specifications

Latch Enable	Shift Clock	Function
0	<u>↑</u>	Shift Register Clocked
Ť	х	Contents of shift register transferred to attenuator core

Table 9. Parallel Truth Table

Table 10. Serial Address Word Truth Table

	Address Word									
A7 (MSB)	A6	A 5	A4	A3	A2	A1	A0	Address Setting		
х	Х	Х	Х	Х	L	L	L	000		
х	Х	Х	Х	Х	L	L	Н	001		
х	Х	Х	Х	Х	Ļ	н	L	010		
х	Х	Х	Х	х		н	н	011		
Х	Х	Х	Х	X	Н	Ľ	L	100		
х	Х	Х	Х	X	H	7	н	101		
Х	Х	Х	X	х	H	н		110		
Х	Х	Х	X	х	н		Н	111		

Table 11. Serial Attenuation Word Truth Table

	1	Parallel	Attendation													Atten	uatio	
D6	D5	D4	D3	D2	D1	D0	Setting RF1-RF2		D	D6	D5	D4	Da	D2	D 1	D0 (LSB)		ting -RF2
L	L	L	L	L	L	L	Reference I.	L.	L	L			L			L	Refere	nce I.
L	L	L	L	L	L	н	0.25 dB		L	L	L	L	L.	2	L	н	0.2	5 dB
L	L	L	L	L	н	L	0.5 dB			L		L	P		н	L	0.5	i dB
L	L	L	L	н	L	L	1 dB				L	1	V	Н	L	L	1	dB
L	L	L	Н	L	L	L	2 dB		L	L			H	L	L	L	2	dB
L	L	н	L	L	L	L	4 dB		L	L		Н	L	L	L	L	4	dB
L	н	L	L	L	L	L	8 dB			L		L	L	L	L	L	8	dB
Н	L	L	L	L	L		16 dB				L	L	L	L	L	L	16	dB
Н	н	Н	Н	Н	н		31.75 dB			н	н	н	н	н	н	н	31.7	′5 dB
abl	e 12.	Seria	al-Add	dress	able I	Regis	er Map Bils can eith	her se set	t to logic h	igh or lo	gic low							
	e 12. ^{Iast in)}		al-Add	dres s	able I	Regist	,		-	igh or lo	gic low						LSB	(firs
SB (I ↓			al-Add	dress Q12			Bits can eith		-	iigh or lo Q6	gic low	0	14	Q3		12	LSB Q1	
SB (↓ Q15	last in)	14					Bills can eith D7 must be	set to log	gic low	-	-	-	14 04	Q3 D3	-	12		Q
MSB (Q15 A7	last in) Q [.]	n Wo	Q13 A5	Q12 A4	Q11 A3 SS Wor		Bills can eith D7 must be	Q8 A0	gic low Q7 D7	Q6 D6	Q5 D5	Atte	enuat	D3	ord	02	Q1 D1	
ISB (I Q15 A7	last in)	a 6 9 9 14 16 16 16 16 16 16 16 16 16 16 16 16 16	a13 Ab rd to d	Q12 Addres Addres	Q11 A3 as Wo ed dire XXX0 Multi	a a a a a a a a a a a a a a a a a a a	Bits can eith Domust be 0 09 2 A1	e set to log Q8 A0 A0 enuatio	gic low Q7 D7 D7 D7 D7	Q6 D6	Q5 D5	Atte	enuat	D3 ion Wc	ord the	18.2	Q1 D1	



Programming Options

Parallel/Serial Selection

Either a parallel or serial-addressable interface can be used to control the PE43703. The \overline{P}/S bit provides this selection, with $\overline{P}/S=LOW$ selecting the parallel interface and $\overline{P}/S=HIGH$ selecting the serialaddressable interface.

Parallel Mode Interface

The parallel interface consists of seven CMOScompatible control lines that select the desired attenuation state, as shown in *Table 9*.

The parallel interface timing requirements are defined by *Fig. 30* (Parallel Interface Timing Diagram), *Table 9* (Parallel Interface AC Characteristics), and switching speed (*Table 1*).

For *latched*-parallel programming the Latch Enable (LE) should be held LOW while changing attenuation state control values, then pulse LE HIGH to LOW (*per Fig. 30*) to latch new attenuation state into device.

For *direct* parallel programming, the Latch Enable (LE) line should be pulled HIGH. Changing attenuation state control values will change device state to new attenuation. Direct mode is ideal for manual control of the device (using hardwire, switches, or jumpers).

Serial-Addressable Interface

The serial-addressable interface is 16-bit serial-in, parallel-out shift register buffered by a transparent latch. The 16-bits make up two words comprised of 8-bits each. The first word is the Attenuation Word which controls the state of the D . The second word is the Address Word, which is compared to the static (or programmed) logical states of the A0, A1 and A2 digital inputs. If there is an address match, the DSA changes state, otherwise its current state will remain unchanged. Fig. 29 Hustrates an example timing diagram for programming a state. It is required that all parallel control inputs be grounded when the DSA is used in serialaddressable mode

The serial-addressable interface is controlled using three CMOS-compatible signals: Serial-In (SI), Clock (CLK) and tatch Enable (LE). The SI and CLK inputs allow data to be serially entered into the shift register. Serial data is clocked in LSB first, beginning with the Attenuation Word.

The shift register must be loaded while LE is held LOW to prevent the attenuator value from changing as data is entered. The LE input should then be toggled HIGH and brought LOW again, latching the new data into the DSA. Address Word and Attenuation Word truth tables are listed in *Table 10 & Table 11*, respectively. A programming example of the serial-addressable register is illustrated in *Table 12*. The serial-addressable timing diagram is illustrated in *Fig. 29*.

Power-up Control Settings

The PE43703 will always initialize to the maximum attenuation setting (31.75 dB) on power-up for both the serial-addressable and latched-parallel modes of operation and will remain in this setting until the user latches in the next programming word. In directparallel mode, the DSA can be preset to any state vithin the 21.75 dB range by pre-setting the parallel trol pins prior to power-up. In this mode, there is a 400-us delay between the time the DSA is powered-up to the time the desired state is set. During this power-up delay, the device attenuates to the maximum attenuation setting (31.45 dB) before defaulting to the user defined state If the control pins are left floating in this mode during power-up, the device will default to the minimum attenuation setting (insertion loss state).

Dynamic operation between serial-addressable and parallel programming modes is possible.

If the DSA powers up in serial-addressable mode (P/ S = HIGH), all the parallel control inputs DI[6:0] must be set to logic low. Prior to toggling to parallel mode, the DSA *must* be programmed serially to ensure D[7] is set to logic low.

If the DSA powers up in either latched or directparallel mode, all parallel pins DI[6:0] must be set to logic low prior to toggling to serial-addressable mode ($\overline{P}/S = HIGH$), and *held* low until the DSA has been programmed serially to ensure bit D[7] is set to logic low.


The sequencing is only required once on powerup. Once completed, the DSA may be toggled between serial-addressable and parallel programming modes at will.

©2008-2009 Peregrine Semiconductor Corp. All rights reserved.

Document No. 70-0245-05 | UltraCMOS™ RFIC Solutions







Document No. 70-0245-05 | www.psemi.com



Evaluation Kit

The Digital Attenuator Evaluation Kit board was designed to ease customer evaluation of the PE43703 Digital Step Attenuator.

Direct-Parallel Programming Procedure For automated direct-parallel programming, connect the test harness provided with the EVK from the parallel port of the PC to the J1 & Serial header pin and set the D0-D6 SP3T switches to the 'MIDDLE' toggle position. Position the Parallel/ Serial (P/S) select switch to the Parallel (or left) position. The evaluation software is written to operate the DSA in either Parallel or Serial-Addressable Mode. Ensure that the software is set to program in *Direct-Parallel* mode. Using the software, enable or disable each setting to the desired attenuation state. The software automatically programs the DSA each time an attenuation state is enabled or disabled.


For manual direct-parallel programming, disconnect the test harness provided with the EVK from the J1 and Serial header pins. Position the Parallel/Serial (\overline{P}/S) select switch to the Parallel (or left) position. The LE pin on the SeriaLheader must be tied to V_{DD}. Switches D0-D6 are SP37 switch which enable the user to manually program the parallel bits. When any input D0-D6 is toggled 'UP', logic high is presented to the parallel inp/ When toggled 'DOWN', logic low is presented to the parallel input. Setting D0-D6 to the MIDDLE toggle position presents an OPEN, ich forces on-chip logic low, Table 9 depicts the paralle programming truth table and Fig. 30 illustrates th parallel programming timing diagram.

Latched-Parallel Programming Procedure For automated latched-parallel programming, the procedure is identical to the direct-parallel method. The user only must ensure that *patched-Parallel* is selected in the software.

For manual latched-parallel programming, the procedure is identical to direct-parallel except now the LE pin op the Senal header must be logic low as the parallel bits are applied. The user must then pulse LE from 0 v to V_{DD} and back to 0V to latch the programming word into the DSA. LE must be logic low prior to programming the next word.

Figure 31. Evaluation Board Layout

Peregrine Specification 101-0312



Note: Reference Fig. 32 for Evaluation Board Schematic

Serial-Addressable Programming Procedure Position the Parallel/Serial (P/S) select switch to the Serial (or right) position. Prior to programming, the user must define an address setting using the ADD header pin. Jump the middle plus on the ADD header A0-A2 (or lower) row of pins to set logic high, or jump the middle pins to the upper row of pins to set logic low. If the ADD pins are left open, then 000 become the default address. The evaluation software is written to operate the DSA in either Parallel or Serial-Addressable Mode. Ensure that the software is set to program in Serial-Addressable mode. Using the software, enable or disable each setting to the desired attenuation state. The software automatically programs the DSA each time an attenuation state is enabled or disabled.



Figure 32. Evaluation Board Schematic

Peregrine Specification 102-0381







Figure 34. Tape and Reel Drawing



Order Code	art Marking	Description	Package	Shipping Method
PE43703ML	43703	PE43703 G - 32QFN 5x5mm-75A	Green 32-lead 5x5mm QFN	Bulk or tape cut from reel
PE43703MLI-Z	43703	PE43703 G – 32QFN 5x5mm-3000C	Green 32-lead 5x5mm QFN	3000 units / T&R
EK43703-01	43703	PE43703 G – 32QFN 5x5mm-EK	Evaluation Kit	1 / Box
©2008-2009 Pereg	rine Semiconducto	or Corp. All rights reserved.	Document No. 70-0245-05	UltraCMOS [™] RFIC Solutions

©2008-2009 Peregrine Semiconductor Corp. All rights reserved.



Sales Offices

The Americas

Peregrine Semiconductor Corporation

9380 Carroll Park Drive San Diego, CA 92121 Tel: 858-731-9400 Fax: 858-731-9499

Europe

Peregrine Semiconductor Europe

Bâtiment Maine 13-15 rue des Quatre Vents F-92380 Garches, France Tel: +33-1-4741-9173 Fax : +33-1-4741-9173

High-Reliability and Defense Products

Americas San Diego, CA, USA Phone: 858-731-9475 Fax: 848-731-9499 Peregrine Semiconductor, Korea #B-2607, Kolon Tripolis, 210 Geumgok-dong, Bundang-gu, Seongnam-si Gyeonggi-do, 463-942 South Korea

Peregrine Semiconductor, Asia Pacific (APAC)

Tel: +82-31-728-3939 Fax: +82-31-728-3940

Fax: +86-21-5836-7652

Shanghai, 200040, P.R. China Tel: +86-21-5836-8276

Peregrine Semiconductor K.K., Japan

Teikoku Hotel Tower 10B-6 1-1-1 Uchisaiwai-cho, Chiyoda-ku Tokyo 100-0011 Japan Tel: +81-3-3502-5211 Fax: +81-3-3502-5213

Europe/Asia-Pacific Aix-En-Provence Cedex 3, France Phone: +33-4-4239-3361 Fax: +33-4-4239-7227

For a list of representatives in your area, please refer to our Web site at: www.psemi.com

Data Sheet Identification

Advance Information

The product is in a formative or design stage. The data sheet contains design target specifications for product development. Specifications and features may onange in any manner without notice.

Preliminary Specificati

The data sheet contains preliminary data Additional data may be added at a later date. Peregine reserves the right to change specifications at any time without notice in order to supply the best possible product.

Product Specification

The data sheet contains that data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a CNF (Customer Notification Form).

The information in this data sheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

No patent rights or licenses to any circuits described in this data sheet are implied or granted to any third party.

Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

The Peregrine name, logo, and UTSi are registered trademarks and UltraCMOS, HaRP, MultiSwitch and DuNE are trademarks of Peregrine Semiconductor Corp.

Document No. 70-0245-05 | www.psemi.com