

# **Product Description**


The PE45140 is a HaRP<sup>™</sup> technology-enhanced RF power limiter designed for use in tactical and military communications receivers, land mobile radio and other high performance power limiting applications.

Unlike traditional PIN diode solutions the limiting threshold can be adjusted through a low current control voltage ( $V_{CTRL}$ ), eliminating the need for external components such as DC blocking capacitors, RF choke inductors, and bias resistors.

This power limiter has symmetric RF ports that limit incident power up to 50W pulsed in both biased and unbiased conditions. It provides an extremely fast limiting response to undesired high power signals while delivering low insertion and high linearity under safe operating power levels.

The PE45140 is manufactured on Peregrine's UV aCMOS<sup>®</sup> process, a patented variation of silicon-on-insultor (SOI) technology on a sapphire substrate.

Peregrine's HaRP<sup>™</sup> technology enhancements defihigh linearity and excellent harmonics performance. It is an innovative feature of the Ultra MOS repress, offering the performance of GaAs with the economy and



Document No. DOC-44014-4 |www.psemi.com

# **Product Specification**

# PE45140

# UltraCMOS<sup>®</sup> Power Limiter 20 MHz–2 GHz

# Features

- Monolithic drop a solution ratio no external components required
- Adjustable power limit or thresho from + 10 Rm to +32 dB.
- Max power Modling
  - +47 dBm Puls (50W)
  - +40 dBm CW (10
  - Support ESD rating and ESD protection
    - 8 kV HBM n RF pins to GND
    - 1 kV f M on all pins
    - MM on all pins
  - pbiased power limiting operation
  - Fast response and recovery time of 1 ns
- Dual mode operation
  - Power limiting mode

#### Figure 2. Package Type 12-lead 3x3 mm QFN





### Table 1. Electrical Specifications @ $+25^{\circ}C$ (Z<sub>s</sub> = Z<sub>L</sub> = 50 $\Omega$ ), unless otherwise noted


Parameter	Condition	Min	Тур	Max	Unit
Operating frequency		20		2000	MHz
Power limiting mode					
Insertion loss	20 MHz–1 GHz 1–2 GHz		0.20 0.60	0.45 1.00	dB dB
Return loss	20 MHz–1 GHz 1–2 GHz		16		dB
P1dB / limiting threshold	V <sub>CTRL</sub> = -2.5V @ 915 MHz V <sub>CTRL</sub> = -0.5V @ 915 MHz		32 22		dBm dBm
Leakage power <sup>1</sup>	V <sub>CTRL</sub> = -2.5V @ 915 MHz V <sub>CTRL</sub> = -0.5V @ 915 MHz			34 31.5	dBm dBm
Leakage power slope	V <sub>CTRL</sub> = -1.0V @ 915 MHz		0.4		dB/dB
Unbiased leakage power <sup>1</sup>	V <sub>CTRL</sub> = 0V		23.5	27	dBm
Input IP2	V <sub>CTRL</sub> = -2.5V @ 915 MHz		104		dBm
Input IP3	V <sub>CTRL</sub> = -2.5V @ 915 MHz		64		dBm
Response / recovery time	1 GHz		1		ns
Power reflecting mode <sup>2</sup>				1	1
Leakage power <sup>1</sup>	V <sub>CTRL</sub> = +2.5V @ 915 MHz		-1	4.5	dBm
Switching time <sup>3</sup>	State change to 10% RF		390		μs

2. This mode requires the control voltage to toggle between +2 and -2.5V. At +2.5 limiter ent circuit is a

low impedance to ground, reflecting most of the incident power ack to the source. 3. State change is  $V_{CTRL}$  toggle from -2.5V to +2.5V.



#### Figure 3. Pin Configuration (Top View)



#### **Table 2. Pin Descriptions**

Pin No.	Pin Name	Description
1, 3, 4, 6, 7, 9	GND	Ground
2	RF1*	RF port 1
5	V <sub>CTRL</sub>	Control
8	RF2*	RF port 2
10, 12	N/C	No connect
11	V <sub>DC</sub>	DC voltage
Pad	GND	Exposed pad: Ground for proper operation
Note: * RF pins	2 and 8 must be	e at 0 VDC. The RF p do not require the pg

traciviOS devices

Note: \* RF pins 2 and 8 must be at 0 VDC. The RF capacitors for proper operation if the 0 VD

#### Latch-Up Avoidance

Unlike convention MOS de

#### Moisture

The Musture Sensitive Level using for the PE45140 in the 2-lead 3x3 mm FN package is MSL1.

Leve

#### Table 3. Operating Ranges

Parameter	Symbol	Min	Тур	Max	Unit
DC voltage	V <sub>DC</sub>	2.5		3.3	v
Control voltage Power limiting mode Power reflecting mode	V <sub>CTRL</sub>	.5 -2.5		-0.5 +2.5	V V
RF input power, CW <sup>1</sup>	P <sub>MX</sub>			40	dBm
RF input power, pulsed <sup>2</sup>	XX,PULSE.			47	dBm
RF input power, unbiased <sup>2,3</sup>	P <sub>MAX,UNB</sub>				dBm
Operating temperature age	Т <sub>ор</sub>	-55		+85	°C
Operating junction temperature <sup>1</sup>				+270	°C
Notes: 1, 100% duty cycle, in	10 min, 50Ω	/			

1 μ, 100% duty cycle, in 10 min, 50Ω ulsed, 0.1% duty cycle of 1  $\mu$ s pulse width in 10 min, 50Ω

#### 

		55		
Param	Symbol	Min	Max	Unit
DC voltage	V <sub>DC</sub>	-0.3	3.6	V
ntrol voltage Power living mode remailecting mode	V <sub>CTRL</sub>	-3.3	3.6	V
Storage temperature range	T <sub>ST</sub>	-65	+150	°C
ESD voltage HBM <sup>1</sup> All pins RF pins to GND	V <sub>esd,hbm</sub>		7000 8000	v v
ESD voltage MM <sup>2</sup> , all pins	V <sub>ESD,MM</sub>		200	V
ESD voltage CDM <sup>3</sup> , all pins	V <sub>ESD,CDM</sub>		1000	V

Notes: 1. Human Body Model (HBM, MIL\_STD 883 Method 3015.7) 2. Machine Model (JEDEC JESD22-A115)

Exceeding absolute maximum ratings may cause permanent damage. Operation should be restricted to the limits in the Operating Ranges table. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.

## **Electrostatic Discharge (ESD) Precautions**

When handling this UltraCMOS device, observe the same precautions that you would use with other ESDsensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the




## **ESD Protection Capability**

The PE45140 has the unique capability of being used as a voltage clamp in the event of an ESD strike. Clamping the output voltage can protect devices that follow from ESD damage and enable overall system ESD ratings to be increased.

The PE45140's ESD protection capability under biased and unbiased conditions is observed with a Transmission Line Pulse (TLP) measurement characterizing the product as an ESD clamp from each RF port to ground.

V <sub>CTRL</sub>	HBM (V)	Max Current (A)	Voltage (V)
0	1000	0.7	4.5
-1.5	1000	0.7	14.5
0	2000	1.3	8
-1.5	2000	1.3	16
0	3000	2.0	11
-1.5	3000	2.0	





#### **Dual Mode Operation**

#### Power Limiting Mode

The PE45140 performs as a linear power limiter with adjustable P1dB / limiting threshold one P1dB / limiting threshold can be adjusted by changing the control voltage between -2.5 and -0.5V. If unbiased, or if V<sub>CTRL</sub> V. the 245140 still offers power limiting projection.

# Power Reflecting

Power reflecting mode req es a power detector to sample the input power a microcontroller to miter control voltage etween +2.5V and toggle t 2.5V sed on th system protection requirements. At +2.5V e lim r impedance to ground is less than  $1\Omega$ ne incider ower will be reflected back and most to the sourc , the device operates as in \t \_7 power limiting



#### **Thermal Data**

When limiting high power RF signals, the junction temperature of the power limiter can rise significantly.

Special consideration needs to be made in the design of the PCB to properly dissipate the heat away from the part and maintain the +270°C maximum junction temperature.


It is recommended to use best design practices for high power QFN packages: multi-layer PCBs with thermal vias in a thermal pad soldered to the slug of the package. Special care also needs to be made to alleviate solder voiding under the part.

#### Table 5. Theta JC

Parameter	Min	Тур	Max	Unit
Theta JC		16		°C/W




# Typical Performance Data @ +25°C ( $Z_s = Z_L = 50\Omega$ ), unless otherwise noted




# Figure 5. Insertion Loss vs. Temperature




# Typical Performance Data @ +25°C, 915 MHz ( $Z_s = Z_L = 50\Omega$ ), unless otherwise noted





# Typical Performance Data @ +25°C, 915 MHz ( $Z_s = Z_L = 50\Omega$ ), unless otherwise noted

Peregrine Semiconductor






#### **Evaluation Kit**


The power limiter EVK board was designed to ease customer evaluation of Peregrine's PE45140. The bi-directional RF input and output are connected to RF1 and RF2 port through a 50 $\Omega$  transmission line via SMA connectors J2 and J3. A through 50 $\Omega$  transmission line is available via SMA connectors J5 and J6. This transmission line can be used to estimate the loss of the PCB over the environmental conditions being evaluated. The 2-pin connectors J1 and J4 are connected to the external DC voltage V<sub>DC</sub> and V<sub>CTRL</sub>, respectively.

The board is constructed of a four metal layer material with a total thickness of 62 mils. The top RF layer is Rogers RO4350B material with a 6.6 mil RF core and Er = 3.66. The middle layers provide ground for the transmission lines. The transmission lines were designed using a coplane waveguide with ground plane model using a width of 13.5 mils, trace gaps of 10 mils, an metal thickness of 2.1 mils. Figure 16. Evaluation Board Layout






### Figure 17. Evaluation Board Schematic






## Figure 18. Package Drawing

12-lead 3x3 mm QFN





#### Figure 20. Tape and Reel Drawing



#### **Sales Contact and Information**

#### For sales and contact information please visit www.psemi.com.

Advance Information: The product is in a formative or design stage. The datasheet contains design target specifications for product development. Specifications and features may change in any manner without notice. <u>Preliminary</u> <u>Specification</u>: The datasheet contains preliminary data. Additional data may be added at a later date. Peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product. <u>Product Specification</u>: The datasheet contains final data. In the event Peregrine decides to change the specifications, Peregrine will notify customers of the intended changes by issuing a CNF (Customer Notification Form).

The information in this datasheet is believed to be reliable. However, Peregrine assumes no liability for the use of this information. Use shall be entirely at the user's own risk.

No patent rights or licenses to any circuits described in this datasheet are implied or granted to any third party.

©2014 Peregrine Semiconductor Corp. All rights reserved.

Peregrine's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the Peregrine product could create a situation in which personal injury or death might occur. Peregrine assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

The Peregrine name, logo, UltraCMOS and UTSi are registered trademarks and HaRP, MultiSwitch and DuNE are trademarks of Peregrine Semiconductor Corp. Peregrine products are protected under one or more of the following U.S. Patents: <a href="http://patents.psemi.com">http://patents.psemi.com</a>.